Method for improving communication rate with upper computer based on plurality of USB interface chips
A technology of USB interface and communication rate, which is applied in the field of data communication between the lower computer and the upper computer, and can solve the problems of unstable communication and difficult development.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0058] The FPGA control module uses EP4CE6F17C8, and the USB interface chip selects CH372. When the parallel port data input module comes from the acquisition module, when the sampling rate is 625K / s, one sampling point is 3 bytes of data, so the real-time transmission rate required is 1.84MB / s, and the transmission rate of CH372 can usually reach each block 330KB / S, so the transmission rate of 6 USB interface chips can reach 1.93MB / S, thus fully meeting the requirements of real-time transmission. The FPGA control module sequentially stores the collected data in 6 buffers, and then writes the data in the 6 buffers to the USB interface chip in turn. In the host computer, the data in each USB is processed by 6 sub-threads. The data is parsed, and then the data in the 6 queues are synthesized through a sub-thread to obtain a continuous digital signal with a sampling rate of 625K / S.
[0059] A method based on multiple USB interface chips to increase the communication rate with the h...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 



