Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A memory access optimization method and system for graph processing based on activeness layout

An optimization method and graph processing technology, applied in special data processing applications, other database retrieval, other database indexes, etc., can solve problems such as affecting graph processing efficiency, large optimization space, ignoring inactive data load pressure, etc. The effect of processing efficiency, improving memory access speed, and reducing memory access waiting time

Active Publication Date: 2022-04-22
HUAZHONG UNIV OF SCI & TECH
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

GraphChi organizes the data reasonably according to the characteristics of the processor accessing data in order to take advantage of the locality of the active data. The optimized data will be more suitable for the memory access behavior of the processor. Due to the load pressure from the future, there is a lot of data that does not participate in the calculation during the graph processing. These data not only bring useless calculations, but also bring a lot of redundant I / O, which still affects the efficiency of graph processing.
In general, there is still a large room for optimization in memory access methods for graph processing

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A memory access optimization method and system for graph processing based on activeness layout
  • A memory access optimization method and system for graph processing based on activeness layout
  • A memory access optimization method and system for graph processing based on activeness layout

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention. In addition, the technical features involved in the various embodiments of the present invention described below can be combined with each other as long as they do not constitute a conflict with each other.

[0040] In order to reduce the memory access waiting time during the execution of the graph application and improve the graph processing efficiency, the present invention provides a graph processing memory access optimization method and system based on activity layout. Rearrange, consider the distribution of active data and inactive data at the same time, improve the data layout of the graph part...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a graph processing memory access optimization method and system based on activity layout, belonging to the technical field of computer data processing, including: after obtaining the data of the target graph to be processed, sorting the vertices according to the descending order of betweenness centrality, and Divide the sorting results into active vertex sets and inactive vertex sets according to the active percentage; organize and store the active vertex sets; after organizing and storing the inactive vertex sets, divide them into multiple vertex blocks of size C , and the corresponding outbound edge is divided into multiple edge blocks, each edge block includes one or more outbound edges of consecutively numbered vertices, and each edge block is not less than C, and the state tables TActvB and TActeB are maintained at the same time to Filter out useless data in the inactive vertex set; TActvB is used to record the activity of each vertex block, and TActeB is used to record the activity of each edge block and the offset of the next edge block. The invention can reduce the memory access waiting time in the execution process of the graph application and improve the graph processing efficiency.

Description

technical field [0001] The invention belongs to the technical field of computer data processing, and more specifically relates to a method and system for optimizing memory access for graph processing based on activity layout. Background technique [0002] As an important data structure in computer science, graphs can clearly describe the relationship between various things, so the method of using graph models to analyze complex data is becoming more and more popular. Graphs are widely used in many fields of social life and help solve complex problems in these fields, such as the optimal route in the field of transportation, the decomposition of protein molecular structures in the field of biomedicine, community discovery in the field of social networks, and the current hot topic Knowledge graph, data mining, semantic network, link prediction, etc. With the advent of the era of big data, the scale of graph data generated in these fields is also growing rapidly. For example,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F16/90G06F16/901
CPCG06F16/9024G06F16/90
Inventor 施展冯丹王芳朱涛单玉祥龚慧媛黄世财吴雨桐何雨迪
Owner HUAZHONG UNIV OF SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products