Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for managing a DVFS power supply and corresponding system

A system-on-chip, power management technology, applied in data processing power supply, electrical digital data processing, digital data processing components, etc., can solve the problems of delay and performance loss, increase execution time, increase energy consumption, etc.

Pending Publication Date: 2020-04-07
STMICROELECTRONICS (GRAND OUEST) SAS
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0026] This solution introduces latency and performance penalty
Executing an algorithm multiple times necessarily increases the execution time, and in addition to this latency increases the energy consumption allocated to it

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for managing a DVFS power supply and corresponding system
  • Method for managing a DVFS power supply and corresponding system
  • Method for managing a DVFS power supply and corresponding system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0057] figure 2 represents one embodiment of a system-on-chip SOC.

[0058] A system-on-chip SOC includes a dynamic voltage and frequency scaling type of power supply known as "DVFS". The system-on-chip includes a microprocessor-type secure environment TEE and a non-secure environment REE, which are software code execution environments.

[0059] In this example, the secure environment TEE and the non-secure environment REE belong to the same computing unit CPU of microprocessor type. Communication between the secure environment TEE and the outside world (in particular the non-secure environment REE) is performed via a hardware interface configured to prevent unauthorized access. It is also contemplated that the secure environment TEE and the non-secure environment REE are implemented on two physically separate computing units sharing the same power source.

[0060] In this example, the DVFS power supply includes a frequency regulator FRQREG and a voltage regulator VLTREG. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Embodiments of the disclosure relate to a method for managing a DVFS power supply and a corresponding system. In one embodiment, a system on chip includes a dynamic voltage and frequency (DVFS) powersupply, a secure environment, a non-secure environment, and a power supply management control module. The secure environment is configured to generate a secure instruction defining a permitted operating point of voltage and frequency for the DVFS power supply. The non-secure environment is configured to generate a request to modify the DVFS power supply, where the request to modify includes a voltage-frequency operating point. The power supply management control module is configured to scale the DVFS power supply to the permitted operating point, in response to the request to modify the DVFS power supply.

Description

[0001] Cross References to Related Applications [0002] This application claims the benefit of priority from French Patent Application No. 1859052 filed 01 October 2018, which is hereby incorporated by reference. technical field [0003] Embodiments and embodiments relate to managing a "DVFS" (Dynamic Voltage and Frequency Scaling) type power supply for a system on chip. Background technique [0004] System-on-Chip (SOC) requires secure devices to protect confidential data and sensitive information from copying proprietary content. The connected objects are especially sensitive in the automotive field. [0005] The publication "CLKscrew: Exposing the perils of security-oblivious energy management" (ISBN: 978-1-931971-40-9) by Tang et al. at the 26th USENIX Security Symposium (August 2017) describes Security Vulnerabilities of Current System-on-Chip. [0006] The security vulnerability mentioned above involves systems powered by Dynamic Voltage and Frequency Scaling (DVF...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/74G06F1/3296G06F1/324
CPCG06F21/74G06F1/3296G06F1/324G06F2221/2105G06F21/77G06F21/81G06F21/755G06F1/28G06F21/604
Inventor A·罗赛G·勒热纳J·N·格罗O·C·勒布勒东
Owner STMICROELECTRONICS (GRAND OUEST) SAS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products