Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor Packaging Method

A packaging method and semiconductor technology, which are applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, and electric solid-state devices, etc., can solve the problems of reduced bonding and positioning ability of the bare chip 5, deviation from the predetermined bonding position, and reduced viscosity of the adhesive tape 6, etc. Achieve the effect of reducing the movable range, preventing relative displacement, and ensuring the success rate

Active Publication Date: 2022-04-26
SIPLP MICROELECTRONICS CHONGQING CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] like Figure 1(a)-Figure 1(c) As shown, in the heat-compression molding process, the molded resin material 1 moves vertically and left and right in the mold cavity under the action of the upper pressure plate 2 of the molding machine, so that the molded resin material 1 is evenly distributed and compacted The encapsulation layer 4 is formed on the surface of the carrier board 3 after solidification, but the left and right movement of the molding resin material 1 will form a horizontal force F on the dies 5 arranged on the carrier board 3 according to a predetermined position, and the hot pressing The pressure of the molding process is very high, and in a high temperature environment, the viscosity of the adhesive tape 6 decreases, thereby reducing the bonding and positioning ability of the die 5, so the die 5 is easy to move under the pressure of the molding resin material 1 , deviate from the intended bonding position
[0004] Due to the occurrence of the offset phenomenon of the bare chip 5, it is difficult to locate the precise position of the bare chip 5 in the carrier 3 in the subsequent wiring process, which has a great impact on the wiring process, and even makes the wiring process difficult to carry out.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor Packaging Method
  • Semiconductor Packaging Method
  • Semiconductor Packaging Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, the same numerals in different drawings refer to the same or similar elements unless otherwise indicated. The implementations described in the following exemplary embodiments do not represent all implementations consistent with this application. Rather, they are merely examples of apparatuses and methods consistent with aspects of the present application as recited in the appended claims.

[0041] The terminology used in this application is for the purpose of describing particular embodiments only, and is not intended to limit the application. Unless otherwise defined, the technical terms or scientific terms used in the present application shall have the common meanings understood by those skilled in the art to which the present invention belongs. Words such as "one" or "o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present application provides a semiconductor packaging method. Wherein, the semiconductor packaging method includes: mounting a plurality of chips to be packaged on a carrier board, forming a plurality of mounting areas on the carrier board on which the plurality of chips to be packaged are mounted; The blank area of ​​the loading area; the mold frame is placed on the blank area on the carrier plate, the mold frame is a closed structure, and several hollow areas are arranged in the mold frame, and the hollow area and the sticker One-to-one correspondence between the loading areas; an encapsulation layer is formed, the encapsulation layer covers the carrier plate, and fills in the hollow area of ​​the mold frame, and the encapsulation layer is used to enclose the multiple Chips to be packaged.

Description

technical field [0001] The present application relates to the technical field of semiconductors, in particular to a semiconductor packaging method. Background technique [0002] Common semiconductor packaging technology, such as chip packaging technology, mainly includes the following process: first, the front of the die is bonded to the carrier board with adhesive tape, then heat-pressed and molded, and then the carrier board is peeled off, and the rewiring process is performed on the front side of the die , forming a rewiring structure, and encapsulating. [0003] Such as Figure 1(a)-Figure 1(c) As shown, in the heat-compression molding process, the molded resin material 1 moves vertically and left and right in the mold cavity under the action of the upper pressure plate 2 of the molding machine, so that the molded resin material 1 is evenly distributed and compacted The encapsulation layer 4 is formed on the surface of the carrier board 3 after solidification, but the l...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/60H01L21/56
CPCH01L24/83H01L21/563H01L2224/83005H01L2224/83051
Inventor 周辉星
Owner SIPLP MICROELECTRONICS CHONGQING CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More