Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Architecture capable of interconnecting HART communication protocol chips and use method thereof

A communication protocol and chip technology, which is applied in the architecture field of interconnectable HART communication protocol chips, can solve the problems of lack of interoperability of smart instruments, large amount of wiring, backward equipment interfaces, etc.

Active Publication Date: 2021-05-11
YANSHAN UNIV
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the problems that the traditional HART chip is limited to the fixed manufacturer's equipment, the use flexibility is poor, the equipment interface is backward, the data transmission volume is low, the wiring density is low, the number of wiring is large, and the lack of interoperability between smart instruments, etc., the present invention provides an interconnectable HART communication protocol The architecture of the chip and how it is used

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Architecture capable of interconnecting HART communication protocol chips and use method thereof
  • Architecture capable of interconnecting HART communication protocol chips and use method thereof
  • Architecture capable of interconnecting HART communication protocol chips and use method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0049] In order to better understand the technical solutions of the present invention, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and examples. The same reference numbers in the figures indicate functionally identical or similar elements. While various aspects of the embodiments are shown in drawings, the drawings are not necessarily drawn to scale unless specifically indicated.

[0050] The improved design diagram of the HART chip architecture designed by the present invention is as follows figure 2 shown, with traditional architecture figure 1 Compared, the present invention has added two parts of AXI4 bus and RAM memory on the basis of traditional HART chip, the architecture of interconnectable HART communication protocol chip that the present invention proposes comprises following module: AXI4 bus module, register stack module, RAM memory module, Longitudinal parity...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an architecture capable of interconnecting HART communication protocol chips and a use method of the architecture. The architecture comprises a power supply module, an AXI4 bus module, a CLK clock management module, an RAM data storage module, a data frame analysis module, a longitudinal parity check module, a data packaging module and a signal modulation and demodulation module. The working method of the architecture specifically comprises: a method for sending data by a chip, i.e., when a CPU writes data into slave equipment, receiving the data by the chip and storing the data by the chip into an RAM and a register stack, packing the data after longitudinal parity check, and modulating a data signal into a square wave to serve as a chip output signal; and a method for sending data by a chip, i.e., converting a received square wave signal into a digital quantity, transmitting the digital quantity to the data frame analysis module to analyze DATA data bytes, storing the DATA data bytes in the RAM memory after longitudinal parity check, and finally uploading the DATA data bytes to a CPUfor processing through an AXI4 bus. According to the invention, the HART chip is more flexible, unified and standardized; and the data interaction between the CPU and the HART chip is improved.

Description

technical field [0001] The invention relates to the field of chip manufacturing, in particular to a structure of an interconnectable HART communication protocol chip and a method for using the same. Background technique [0002] The chip industry is the upstream of the manufacturing industry. It is called "industrial food" and is an indispensable core technology for the manufacturing industry. At present, manufacturing transformation is being vigorously carried out to promote the development of high-end manufacturing, and the chip industry has become an extremely important link in this process. With the development of the Internet of Things, communication technology has also ushered in technological changes. Communication technology has become a technical field that is vigorously developed in the form of mobile access, real-time communication, broadband transmission, ubiquitous computing, and sensor interconnection. [0003] In modern factories, HART (Highway Addressable Re...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/38G06F13/42
CPCG06F13/385G06F13/4204G06F13/4282G06F2213/0002G06F2213/0004G06F2213/3852
Inventor 张立国李福昆刘强李义辉胡林李翔宇马子荐杨曼李媛媛王娜
Owner YANSHAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products