Chip packaging structure and chip and subtrate electric connection structure
A chip packaging structure, electrical connection structure technology, applied in the direction of circuits, electrical components, electrical solid devices, etc., can solve the problems of large transmission line system impedance, chip 110 operation error, signal reflection, etc., to achieve the effect of avoiding chip operation errors
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0057] first preferred embodiment
[0058] Fig. 3 shows a cross-sectional view of a chip package structure in which a chip is electrically connected to a lead frame by wire bonding according to a first preferred embodiment of the present invention; Fig. 4 shows a connection between a chip and a substrate according to a first preferred embodiment of the present invention A perspective view of the electrical connection structure; FIG. 5 shows a top view of the electrical connection structure between the chip and the substrate according to the first preferred embodiment of the present invention.
[0059] 3, 4 and 5, the chip package structure 200 includes a chip 210, a lead frame 220, a wire bonding wire 230, a characteristic wire bonding wire 232a, 232b, a grounding wire bonding wire 240 and an insulating material 250, and the lead frame 220 has a chip holder 222, a plurality of common pins 224 with the same shape and at least one characteristic pin structure 226. In this embodi...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 