Chip packaging structure and chip and subtrate electric connection structure
A technology of chip packaging structure and electrical connection structure, applied in circuits, electrical components, electrical solid devices, etc., can solve the problems of large impedance, signal reflection, and high impedance of transmission line systems, and achieve the effect of avoiding chip operation errors.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0057] first preferred embodiment
[0058] image 3 A cross-sectional view showing a chip package structure in which the chip is electrically connected to the lead frame by wire bonding according to the first preferred embodiment of the present invention; Figure 4 A perspective view showing the electrical connection structure between the chip and the substrate according to the first preferred embodiment of the present invention; Figure 5 A top view showing the electrical connection structure between the chip and the substrate according to the first preferred embodiment of the present invention.
[0059] Please refer to image 3 , Figure 4 and Figure 5 The chip packaging structure 200 includes a chip 210, a lead frame 220, a wire bonding wire 230, a characteristic wire bonding wire 232a, 232b, a grounding wire bonding wire 240 and an insulating material 250, and the lead frame 220 has a chip holder 222, a plurality of identically shaped The general pin 224 and at least...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 