Check patentability & draft patents in minutes with Patsnap Eureka AI!

Semiconductor memory device

A non-volatile storage, data readout technology, applied in read-only memory, information storage, static memory, etc., can solve the problems of ensuring data readout margin, increasing circuit, etc. Effect

Inactive Publication Date: 2004-06-02
RENESAS ELECTRONICS CORP +1
View PDF1 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] However, in this structure, in order to fully ensure the voltage difference from the reference voltage, that is, to ensure the data read margin, the operating voltage of the circuit must be increased, and it is difficult to use a lower operating voltage to ensure the data read margin.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor memory device
  • Semiconductor memory device
  • Semiconductor memory device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0036] refer to figure 1 , the MRAM device 1 shown as a representative example of the non-volatile memory device in Embodiment 1 of the present invention includes: a control circuit 5 that controls the overall action of the MRAM device 1 in response to the control signal CMD, and each has a matrix arrangement MTJ memory cells MC are multiple memory banks 10 of memory array MA. The memory bank 10 includes memory arrays MA0 to MAk (k: a natural number), and the memory array MA is a general designation of each memory array.

[0037] Moreover, as can be seen from the following description, the application of the present invention is not limited to MRAM devices provided with MTJ memory cells, and it is commonly applicable to non-volatile memory cells provided with a current corresponding to the level of stored data to be written. Lost storage device.

[0038] Here, the rows and columns of the plurality of memory cells MC integrally arranged in a matrix on each memory array MA are...

Embodiment 2

[0118] In the first embodiment described above, the configuration in which the control signals SAE and / SAE are input to the sense amplifier SA0 at approximately the same timing as the input to the sense amplifier SA to activate the sense amplifier SA0 is described.

[0119] Embodiment 2 of the present invention describes a configuration in which control signals SAE, / SAE are input to sense amplifier SA0 at different timings.

[0120] use Figure 12 The operation of the sense amplifier SA0 according to the second embodiment of the present invention will be described in the timing chart of FIG.

[0121] Although not shown, but with Example 1 Figure 9 Similarly, after a valid address ADD is input at time t1, control signal / SAE is set to L level at time t2. Accordingly, the transistor QPS of the sense amplifier SA0 is turned on, and the local input / output lines LIO, / LIO start to be charged to a predetermined voltage level. Then, at time t3, the column selection line CSLj, t...

Embodiment 3

[0135] In the above-mentioned first embodiment, the structure of the data read system circuit for performing 1-bit data read using the sense amplifier SA0 corresponding to the selected memory array MA0 has been described.

[0136] In Embodiment 3 of the present invention, the configuration of a data readout system circuit capable of parallelly reading multi-bit data will be described.

[0137] refer to Figure 14 , the data readout system circuit according to Embodiment 3 of the present invention includes a memory array MA#0 instead of the memory array MA0.

[0138] Here, a circuit group for data read operation provided corresponding to memory array MA#0 included in the input / output control circuit according to Embodiment 3 of the present invention is shown. As an example, only the memory array MA#0 will be described. The same is true for other storage arrays, so descriptions thereof will not be repeated.

[0139] In the memory array MA#0, there are a plurality of memory ce...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

In a sense amplifier, local input / output lines LIO, / LIO are kept at the prescribed voltage by transistors QV1 and QV2. Also, Transistors QP3 and QP7 constituting a current mirror supply an operation current in accordance with a pass current passing through transistors QP1 and QP5 to sense nodes SA, / SA. Also, Transistors QN2 and QN3 constituting a current mirror extract an operation current n accordance with a pass current passing through transistors QP1 and QP5 from the sense nodes SA, / SA. Thereby, voltage difference in accordance with operation current difference is caused in the sense nodes SA, / SA.

Description

technical field [0001] The present invention relates to a non-volatile storage device, in particular to a circuit structure of a sense amplifier for amplifying storage data of a storage unit. Background technique [0002] In recent years, nonvolatile storage devices capable of storing nonvolatile data are becoming mainstream. For example, there is a flash memory that can be highly integrated. Furthermore, as a new generation of non-volatile memory devices, MRAM (Magnetic Random Memory: Magnetic Random Memory) devices that use thin-film magnets for non-volatile data storage or use thin-film materials called chalcogenides (chalcogenide) for data storage Stored OUM(R) (Ovonic UnifiedMemories) devices, etc. are of particular concern. [0003] When reading data stored in a memory cell used as a memory element of these nonvolatile memory devices, a structure is generally adopted in which data is read out based on a measured passing current at that time by applying a predetermine...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C11/15G11C7/06G11C7/14G11C11/16G11C16/28
CPCG11C11/16G11C7/04G11C7/062G11C7/14G11C2207/063G11C16/28
Inventor 谷崎弘晃日高秀人大石司
Owner RENESAS ELECTRONICS CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More