Unlock instant, AI-driven research and patent intelligence for your innovation.

System with a defect tolerant configurable IC

a configurable ic and defect-tolerant technology, applied in the field of system with defect-tolerant configurable ic, can solve the problems of cumbersome and expensive, often extensive design process, and inability to produce “good dies” in most manufacturing processes, and achieve the effect of avoiding a certain amount of defects

Inactive Publication Date: 2013-02-21
TEIG STEVEN
View PDF7 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The PSiP approach enhances manufacturing yield by allowing for the use of ICs with defects, reducing waste and optimizing fabrication processes, while providing a flexible and efficient integration of functionalities without the need for extensive design and layout of circuitry.

Problems solved by technology

This can be problematic since each macroblock may have a different optimal fabrication technology (e.g., a memory macroblock might be optimally manufactured at 90 nm, while an analog macroblock might be optimally manufactured at 180 nm).
Another drawback of a SoC is that the design process is often extensive, cumbersome and expensive.
However, the SiP approach does suffer from the known “good-die” problem.
It is known that most manufacturing processes do not always produce “good dies”.
In other words, most manufacturing processes typically produce defective IC's (i.e., IC's that because of a manufacturing defect fail to perform operations for which they are designed).
The good-die problem is particularly troublesome in SiP's as one bad dies in a SiP requires several other dies to be discarded.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System with a defect tolerant configurable IC
  • System with a defect tolerant configurable IC
  • System with a defect tolerant configurable IC

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0046]In the following description, numerous details are set forth for purpose of explanation. However, one of ordinary skill in the art will realize that the invention may be practiced without the use of these specific details. In other instances well-known structures and devices are shown in block diagram form in order not to obscure the description of the invention with unnecessary detail.

[0047]Some embodiments of the invention provide a programmable system in package (“PSiP”) that includes several integrated circuits (“IC”). The PSiP includes a first IC, which is a vias programmable gate array (‘VPGA”). The PSiP also includes a second IC that communicatively couples to the first IC. The PSiP also includes a substrate on top of which the first and second IC's are mounted. In some embodiments, both the first and second IC's are directly mounted on top of the substrate, while in other embodiments, one of the IC's (e.g., the first IC) is mounted on top of the other IC (e.g., the sec...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Some embodiments of the invention provide a system that includes a first defect tolerant configurable integrated circuit and a second IC communicatively coupled to the defect tolerant configurable first IC.

Description

CLAIM OF BENEFIT TO U.S. PATENT APPLICATIONS[0001]This application is a continuation in-part to U.S. patent application Ser. No. 11 / 081,820, filed Mar. 15, 2005, entitled “Method For Manufacturing a Programmable System in Package,” and U.S. patent application Ser. No. 11 / 081,841, filed Mar. 15, 2005, entitled “Programmable System in Package.”FIELD OF THE INVENTION[0002]The present invention is directed towards a system with a defect tolerant configurable IC.BACKGROUND OF THE INVENTION[0003]The use of configurable integrated circuits (“IC's”) has dramatically increased in recent years. One example of a configurable IC is a field programmable gate array (“FPGA”). An FPGA is a field programmable IC that has an internal array of logic circuits (also called logic blocks) that are connected together through numerous interconnect circuits (also called interconnects) and that are surrounded by input / output blocks. Like some other configurable IC's, the logic circuits and the interconnect ci...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H03K19/003
CPCG06F17/5054H01L24/16H01L2924/18161H01L24/32H01L24/48H01L24/49H01L24/73H01L2224/16225H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/49175H01L2224/73204H01L2224/73265H01L2924/15311H01L2924/00012H01L2924/00G06F30/34H01L2924/00014H01L2924/14H01L2924/181H01L2224/45099H01L2224/45015H01L2924/207
Inventor TEIG, STEVEN
Owner TEIG STEVEN