Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Non-volatile semiconductor memory device and multi-block erase method thereof

a memory device and non-volatile technology, applied in static storage, digital storage, instruments, etc., can solve the problems of limiting the performance of a system that includes flash memory devices, memory blocks are required to erase, and it is not easy for general users to update stored contents, etc., to achieve the effect of improving the operation of erase verification

Active Publication Date: 2006-09-19
SAMSUNG ELECTRONICS CO LTD
View PDF14 Cites 48 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The invention provides a non-volatile semiconductor memory device and its erase method that can improve the erase verify operation in a multi-block erase method. It can also change the erase time in a multi-block erase method. Additionally, it can suspend a multi-block erase operation and perform a read / write operation.

Problems solved by technology

In non-volatile memories, however, MROM, PROM, and EPROM are not free to be erased and written to by a system itself, so that it is not easy for general users to update stored contents.
The time required to erase memory blocks is a factor that limits the performance of a system that includes flash memory devices as well as a factor that limits the performance of the flash memory device itself.
Accordingly, the erase verify operation of respective erased memory blocks is a factor that limits the performance and area of a flash memory device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-volatile semiconductor memory device and multi-block erase method thereof
  • Non-volatile semiconductor memory device and multi-block erase method thereof
  • Non-volatile semiconductor memory device and multi-block erase method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024]A non-volatile semiconductor memory device according to some embodiments of the invention provides a novel erase verify manner after simultaneously erasing a plurality of memory blocks. An erase verify operation of each of erased memory blocks may be carried out according to an erase verify command and a block address that are externally supplied. For example, to select a set of N erased memory blocks, N cycles of an erase command and a block address are externally provided, which will be more fully described below. Furthermore, according to some embodiments of the invention, a time required to simultaneously erase memory blocks is automatically varied according to the number of memory blocks to be erased, which will be more fully described blow.

[0025]FIG. 1 is a schematic block diagram illustrating a non-volatile semiconductor memory device according to some embodiments of the invention. The non-volatile semiconductor memory device illustrated in FIG. 1 is a NAND-type flash m...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A non-volatile semiconductor memory device includes memory blocks and an erase controller configured to control a multi-block erase operation where at least two of the memory blocks are simultaneously erased. According to some embodiments, after selecting and simultaneously erasing the selected memory blocks, an erase verify operation for each of the erased memory blocks is performed according to an externally provided erase verify command and block address. According to some embodiments, if a suspend command is received by the memory device while selected memory blocks are being erased, the erase operation ceases and another operation, such as a read operation, begins. When a resume command is received by the memory device, the erase operation resumes. Other embodiments are described and claimed.

Description

CROSS REFERENCE TO RELATED APPLICATIONS[0001]This application claims priority from Korean Patent Application No. 2004-32271, filed on 7 May 2004, and from Korean Patent Application No. 2004-73030, filed on 13 Sep. 2004, the contents of which are hereby incorporated by reference in its entirety for all purposes.BACKGROUND OF THE INVENTION[0002]1. Field of the Invention[0003]This disclosure relates to nonvolatile storage devices, and, in particular, to flash memory devices with an improved program algorithm, which is able to reduce program time.[0004]2. Description of the Related Art[0005]Semiconductor memories are usually considered to be the most vital microelectronic component of digital logic system design, such as computers and microprocessor-based applications ranging from satellites to consumer electronics. Therefore, advances in the fabrication of semiconductor memories including process enhancements and technology developments through the scaling for higher densities and fast...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(United States)
IPC IPC(8): G11C11/34G11C16/06G11C16/14G11C16/16G11C16/34
CPCG11C16/16G11C16/344G11C16/3445G11C2216/20G11C2216/18
Inventor LEE, SEOK-HEONCHOI, YOUNG-JOONKIM, TAE-GYUNPARK, DAE-SIKLEE, JIN-YUB
Owner SAMSUNG ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products