Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method for monitoring simulation chip internal EEPROM

A technology for simulating chips and emulators, used in hardware monitoring, instruments, static memory, etc., to solve problems such as abnormality, failure to take into account, and program execution errors

Inactive Publication Date: 2007-08-29
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

If the damaged page is indeed needed in other parts of the subsequent target program, it is difficult for the debugging engineer to find out whether it is due to the damage of the EEPROM in the emulation chip or the error of the target program itself, which caused the program to execute wrong or abnormal
[0006] At present, these problems are not considered in the design of various microprocessor emulators

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for monitoring simulation chip internal EEPROM

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0012] As shown in the figure, the present invention monitors the method for monitoring the EEPROM inside the emulation chip. The emulation chip is connected to the emulator through a notification signal line and provides supporting registers. In the emulation and debugging process using the emulator, when the emulation chip finds that its internal EEPROM starts to execute the page writing operation, it sends a notification signal to the emulator on the notification signal line, and at the same time stores the currently operating EEPROM page address into the emulation in a register on the chip. It is for the emulator to query which page of the EEPROM the write operation is performed on. In this embodiment, two 8-bit page address registers are used, which can correspond to a maximum of 64K EEPROM pages. There is a communication interface between the emulation chip and the emulator, through which the emulator can access the registers in the emulation chip.

[0013] The emulato...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses method of monitoring EEPROM in simulating chip. When the simulating chip detects the executing page writing operation of EEPROM in simulating chip, it sends notifying signal to the simulator and stores the EEPROM page address in register. Immediately the simulator inquires the register in the simulator chip to obtain the current write page address and adds the write operation and corresponding page address to the record for accumulating EEPROM page write times. The simulator monitors EEPROM via monitoring the record. Applying the present invention makes it possible for the simulator to provide the EEPROM page write time information in all time, to monitor the write operation of the target program on the EEPROM, to find error EEPROM write operation in target program and to promote the replacement of EEPROM near to its life. The present invention is used in simulation and target program test of simulator.

Description

technical field [0001] The invention relates to simulation development technology, in particular to a method for realizing the monitoring of EEPROM inside a simulation chip. Background technique [0002] With the rapid development of integrated circuit technology and the increasing application requirements, the integration level of microprocessor products is also getting higher and higher. In order to meet the specific requirements of practical applications, in addition to the traditional program memory (ROM) and data memory (RAM), a large-capacity on-chip EEPROM is added to the new microprocessor. This part of EEPROM can be written by the target program as a non-volatile memory and store the data that needs to be saved. [0003] While the microprocessor technology is developing, it also requires the simultaneous development of the matching emulator technology. In order to achieve the authenticity of the simulation effect, the general emulator uses an emulation chip that i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/30G11C29/00
Inventor 许国泰
Owner SHANGHAI HUAHONG INTEGRATED CIRCUIT
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com