Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Encapsulation structure for preventing adhesive crystal glue from polluting wafer welding cushion

A chip and die bonding technology, applied in the field of semiconductor packaging, can solve the problems of not being able to use high-density COB packaging, polluting pads 122, and polluting wire bonding fingers, etc.

Inactive Publication Date: 2008-01-16
CHIPMOS TECH INC
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, if a low-cost pasty die-bonding glue is used, the die-bonding glue 130 will be fluid when heated, and will contaminate the pads 122 of the wafer 120 or even the substrate 110 under heat and extrusion. wire bonding fingers, causing the bonding wires 140 to not stick to the bonding pads 122 and / or the bonding fingers
Even if the width of the wire bonding channel 113 is designed to be more enlarged, the edge of the sealing body 150 covering the wire bonding fingers is relatively closer to the position of the solder balls 160, so that the substrate 110 is used to connect the balls of the solder balls 160 Pads also have the problem of being polluted, so the packaging defect rate cannot be reduced, and it cannot be applied to high-density COB packaging
[0004] It can be seen that the above-mentioned existing "chip on board" semiconductor packaging structure obviously still has inconvenience and defects in structure and use, and needs to be further improved urgently.
In order to solve the above-mentioned problems, the relevant manufacturers have tried their best to find a solution, but no suitable design has been developed for a long time, and the general products do not have a suitable structure to solve the above-mentioned problems. This is obviously related. The problem that the industry is eager to solve

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Encapsulation structure for preventing adhesive crystal glue from polluting wafer welding cushion
  • Encapsulation structure for preventing adhesive crystal glue from polluting wafer welding cushion
  • Encapsulation structure for preventing adhesive crystal glue from polluting wafer welding cushion

Examples

Experimental program
Comparison scheme
Effect test

no. 1 Embodiment

[0076] According to the first specific embodiment of the present invention, FIG. 2 is a schematic cross-sectional view of a package structure for preventing die bonding glue from contaminating chip pads. FIG. 3 is a schematic view of the upper surface of the substrate used in the package structure. FIGS. 4A to 4C are Schematic cross-sectional view of the substrate during the die-bonding process.

[0077] As shown in FIG. 2 , a packaging structure 200 of the present invention for preventing die bonding glue from contaminating chip pads mainly includes a substrate 210 , a chip 240 , a die bonding glue 250 , a plurality of bonding wires 260 and an encapsulant 270 . Generally, the substrate 210 can be a printed circuit board, which has an upper surface 211, a lower surface 212, and a plurality of wiring channels 213, 214, wherein the wiring channels 213, 214 can be elongated slots, and run through the The upper surface 211 and the lower surface 212 are used for the bonding wires 2...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an encapsulating structure for preventing wafer adhesives polluting wafer pads and the baseplate thereof. The encapsulating structure is in a form of on-plate wafer encapsulation, mainly comprising a plate, a wafer, wafer adhesive, a plurality of bond wires and an encapsulating colloid. The baseplate has at least one wire bond channel, and a solder-preventing layer on a wafer-adhering surface of the baseplate has at least one adhesive leading aperture to form solder-preventing bars on the two sides of the wire bond channel, thereby preventing the wafer adhesive polluting the wafer pad during adhering the wafer. Therefore, the pasty wafer adhesive of low cost can replace the prior glue-film wafer adhesive with no need of enlarging the width of the wire bond channel, which meets the requirement of high density encapsulation and adds no more elements.

Description

technical field [0001] The present invention relates to a "chip-on-board" (COB) type semiconductor packaging technology, in particular to a packaging structure and a substrate thereof for preventing die bonding glue from polluting chip pads. Background technique [0002] "Chip on Board" (COB, also known as Board-On-Chip, BOC) by companies such as Texas Instruments (TI) or individuals, has been widely used in the packaging of high-frequency memory and high-performance chips. On the substrate or the carrier of the printed circuit board, the chip and the substrate can be electrically connected by wire bonding technology. In the past, the die-bonding material used for die-bonding was PI adhesive film, but the component cost was too high and the amount of tape waste was large. Therefore, it is hoped to use pasty die-bonding adhesive instead, but the overflow of the die-bonding adhesive will lead to an increase in the packaging failure rate. [0003] As shown in FIG. 1 , the conv...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/498H01L23/31
CPCH01L2924/15311H01L2224/73215H01L2224/32225H01L2224/4824H01L2924/3025H01L2924/181H01L2924/00H01L2924/00012
Inventor 林鸿村
Owner CHIPMOS TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products