Network-on-chip digital router and its parallel data transmission method

A network-on-chip and router technology, applied in the field of network-on-chip digital routers and their parallel data transmission, can solve problems such as the inability to fully utilize the functional advantages of the system chip, increase the consumption of chip area, and intensify the competition of bus resources, so as to solve the problem of resource occupation and The problem of data congestion, solving the problem of increased competition, and reducing the effect of data congestion

Inactive Publication Date: 2008-03-12
SHANDONG UNIV
View PDF0 Cites 39 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The disadvantages of the on-chip bus structure are: when the number of on-chip processors increases, the competition for bus resources intensifies, resulting in data congestion; the time delay formed by the longer connection causes circuit dysfunction; the disa

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Network-on-chip digital router and its parallel data transmission method
  • Network-on-chip digital router and its parallel data transmission method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0035] The embodiment of router of the present invention is shown in Fig. 1-3, and it is on the integrated circuit chip by FIFO shift buffer memory 10, two groups of synchronous matrix switch arrays 8 on both sides of FIFO shift buffer memory 10, The routing decision module 5 and the parallel network interface 7 are collected, and the parallel network interface 7 input ports are connected with the synchronous matrix switch array 8; the output interface of the synchronous matrix switch array 8 on one side of the memory and the first-in-first-out wave shift buffer memory ( FIFO) 10 input interface is connected, and the output interface of FIFO shift buffer memory 10 is connected with synchronous matrix switch array on the other side, is connected to parallel network interface 7 by synchronous matrix switch array; Routing decision module 5 comprises data stream header register 11 And status flag register 12, its interface contains command output interface, the input interface of t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The utility model relates to a network-on-chip digital router and a parallel data transmission method thereof, also known as the digital universal joint, pertaining to the field of the large scale integration. The network-on-chip parallel digital router is characterized in that a FIFO traveling wave shift buffer storage, a co-gradient matrices switch array, a route decision module and a parallel network port are gathered on the chips. Such method is different with the traditional network parallel data transmission. The utility model has the advantages that 1. The data transmission jam is not caused due to the increase of on-chip-bus with the processor. 2. The network parallel data transmission method improves the message transmission rate and reduces the time and resources needed for the conversion between parallel and serial data, so as to accelerate the data communication rate among the processors and increase the interoperability of a plurality of processors.

Description

(1) Technical field [0001] The invention relates to an on-chip network digital router and a parallel data transmission method thereof, belonging to the technical field of large-scale integrated circuit design. (2) Background technology [0002] With the advancement of integrated circuit technology, tens of millions of gate circuits can be integrated on a single chip under the condition of deep submicron technology. On such a complex VLSI chip, multiple processors can be integrated to form a system chip. Many large-scale integrated circuit design and manufacturing companies in the world generally use the on-chip bus structure for data transmission between on-chip multi-processors. However, research on data transmission methods between on-chip multi-processors by international integrated circuit research institutions and colleges and universities shows that, when the number of on-chip processors is large, the performance of the network structure is superior to that of the bus...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L12/02H04L12/56H04L12/801
Inventor 曾凡太
Owner SHANDONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap