Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Module group, macrocell, standard unit synchronous layout convergence method and system for SoC integrated circuit automatic layout design

A standard cell, automatic layout technology, applied in computing, electrical digital data processing, special data processing applications, etc., can solve problems such as the insufficiency of algorithms and computing capabilities

Inactive Publication Date: 2008-03-19
SHANGHAI PROSPER TECH
View PDF0 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In today's SoC-level integrated circuit era, a circuit contains millions or even tens of millions of nodes, and doubles every 18 months. In this way, the existing algorithms and computing power can never meet the needs of integrated circuits. The circuit design industry's requirements for layout software and solving this SoC integrated circuit layout problem will not only play an important role in promoting my country's integrated circuit industry, but also produce long-term economic benefits

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Module group, macrocell, standard unit synchronous layout convergence method and system for SoC integrated circuit automatic layout design
  • Module group, macrocell, standard unit synchronous layout convergence method and system for SoC integrated circuit automatic layout design
  • Module group, macrocell, standard unit synchronous layout convergence method and system for SoC integrated circuit automatic layout design

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0099] (1) Choose a computer with a memory of 512MB, a hard disk of 80GB, and an operating system of Linux Fedora 6.0;

[0100] (2) start the layout system of the present invention;

[0101] (3) Open an integrated circuit database in the layout system;

[0102](4) Start the "global layout" command, and the global layout will start running;

[0103] (5) After the layout process ends, a set of global layout diagrams will be generated;

[0104] (6) Select a global layout diagram to generate corresponding standard cell slots;

[0105] (7) Start the "Standard Cell Layout" command, and the layout of the standard cell will start;

[0106] (8) Waiting for the completion of the standard cell layout process, the complete layout process is completed.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention belongs to the technical field of semiconductor micro-electronics, and in particular relates to a restraining method and a system of the synchronous layout of a module, a macro unit and a standard unit in the automatic layout design of an integrated circuit domain. Based on the fact that the soft module, the macro unit and the standard unit exist simultaneously, the system first produces a large group of initial layouts, conducts a layout of soft modules and macro units to the initial layouts and then carries out an assembled layout to the standard unit to generate a group of overall layouts. The group of overall layouts is evaluated, the small group of best evaluated overall layouts is taken as the next initial layouts, and then new layouts of soft modules, macro units and an assembled layout of standard units are carried out, a new round of layout evaluation is conducted, and a group of overall layouts with the best results is retained. A most appropriate overall layout is selected out by users as the starting point of the standard units to achieve the goal of rapid restraint, thereby achieving a rapid layout to the SoC integrated circuit that including a large number of macro units, soft modules and standard units and generating an integrated circuit layout which is provided with small layout area and high intercommunicating speed and is unrestricted by the circuit scale simultaneously.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuits and microelectronics, and in particular relates to a convergence system and method for synchronous layout of modules, macro units and standard units in SoC integrated circuit automatic layout design. Background technique [0002] Integrated circuit design technology is the most important and basic key technology in today's electronics and information industry. In this key technology, computer-aided design tool technology (EDA) is one of the most important constituent technologies. Computer-aided design tool technology is composed of several software technologies for different purposes. Among them, integrated circuit layout technology is a method of automatically placing components in electronic circuits in a given space according to the design rules required by integrated circuit manufacturing. technology without which today's large-scale integrated circuit chip designs ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/50
Inventor 蔡震
Owner SHANGHAI PROSPER TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products