Quick self-adapted noise elimination module based on FPGA design
An adaptive and denoising technology, applied in the direction of adaptive network, impedance network, digital technology network, etc., can solve the problems of filter performance degradation, no consideration of LMS filter versatility, no adaptive noise canceller, etc., to achieve The effect of improving performance
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0027] Embodiments of the present invention are described in further detail below in conjunction with the accompanying drawings:
[0028] A fast adaptive noise reduction module based on FPGA design, the FPGA used is the Spartan XC3S400 chip of Xilinx Company, all registers, all decimal multipliers, all decimal adders, all dividers, inverters and All integer multipliers are IP cores designed by Xilinx for their own company's FPGA. The decimal multipliers and integer multipliers are modified on the basis of the IP cores of Xilinx's 16-bit integer multipliers. The decimal multipliers are Take the high sixteen bits of the 32-bit output of Xilinx's 16-bit integer multiplier as the output of the decimal multiplier, and the integer multiplier takes the low sixteen bits of the 32-bit output of Xilinx's 16-bit integer multiplier as Output of the fractional multiplier. The numbers stored in all the above-mentioned registers and inverters are fixed-point numbers, and the numbers operate...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 