Serial self-adapting noise elimination module based on FPGA design
An adaptive and noise-removing technology, which is applied in the direction of adaptive network, logic circuit using basic logic circuit components, logic circuit using specific components, etc., can solve the problem of LMS filter development cost and product cost increase, and it is not suitable for medium and low speed Signal processing, multi-logic resources and other issues to achieve the effect of reducing development costs, improving performance and reducing costs
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] Embodiments of the present invention are described in further detail below in conjunction with the accompanying drawings:
[0037] The FPGA (Field Programmable Gate Array) chip used in the FPGA-based serial self-adaptive denoising module is the Spartan XC3S400 chip of Xilinx Company, all registers, all decimal multipliers, all decimal adders, and all dividers in the following description , all registers, all integer multipliers and multiplication accumulators, inverters and counters are the IP cores of Xilinx's FPGA chip, where the decimal multiplier and integer multiplier are in the 16-bit integer multiplier of Xilinx Modified on the basis of the IP core, the decimal multiplier takes the high sixteen bits of the 32-bit output of Xilinx's 16-bit integer multiplier as the output of the decimal multiplier, and the integer multiplier takes Xilinx's 16-bit integer The lower sixteen bits of the 32-bit output of the multiplier are used as the output of the fractional multipli...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 