Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for dynamic reducing CPU power consumption

A power consumption and dynamic technology, applied in the field of CPU, can solve the problems of reducing the service life of equipment, reducing the reliability and service life of CPU, and increasing the maintenance cost of equipment providers.

Active Publication Date: 2008-04-16
ZTE CORP
View PDF0 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, all kinds of CPUs provide methods to reduce the execution speed of CPU instructions, such as putting the CPU in a sleep state, but in the field of mobile communications, the design of the server system used requires that the equipment can quickly respond to the user's business needs at any time, so even if there are no users at night In the case of business, the CPU cannot run in low-power modes such as sleep, and can only keep running in the same state as when the business is busy during the day, ready to respond to user business needs at any time, so these methods are generally not available in the field of mobile communications. Adopted
In addition, due to the chip design of the CPU, running the CPU under high power consumption for a long time will greatly reduce the reliability and service life of the CPU, thereby increasing the maintenance cost of the equipment provider and reducing the service life of the equipment
So another problem we are facing now is how to make the CPU run in low power consumption mode for as long as possible without affecting business needs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for dynamic reducing CPU power consumption
  • Method for dynamic reducing CPU power consumption
  • Method for dynamic reducing CPU power consumption

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Such as figure 1 Shown is the simplest architecture diagram of the embedded CPU system in the field of mobile communication. The embedded CPU system in the field of mobile communication includes at least the processor core, cache and RAM, among which the cache is The high-speed cache of the interface between the processor core and peripherals. RAM is a volatile memory used to store program instructions or data in the CPU system.

[0027] The interface between the processor core and Cache is a high-speed interface. The processor core and Cache have interfaces with external RAM, but they are both lower-speed interfaces. The low-speed interface between the processor core and external RAM is formed. It is: when the Cache is closed, it is equivalent to a channel, which directly connects the processor core and the external RAM; when the Cache is open, it is a high-speed cache, which reads instructions or data from the external RAM and caches it in the Cache. For direct access by...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for dynamically reducing the CPU power consumption; the method is invented aiming at resolving the problem existing in prior art that the CPU power consumption can not be adjusted based on the service processing capacity. The method for dynamically reducing the CPU power consumption can dynamically adjust the directive operation speed of the CPU according to the CPU occupancy. When the CPU works, if the CPU occupancy is lower than the set lower limit value, the directive operation speed of the CPU is lowered; if the CPU occupancy is higher than the set upper limit value, the directive operation speed of the CPU is increased; wherein the adjustment on the directive operation speed is realized by opening or closing the data cache interface and the directive cache interface and changing the transmission delay. The invention is mainly applied to the CPU design of the embedded system, particularly the CPU design of the base station veneer in the communication field.

Description

Technical field [0001] The present invention relates to a CPU, in particular to a method for reducing the power consumption of the CPU. Background technique [0002] For the purpose of saving energy, in the application field of embedded system, especially the field of embedded system application to communication, various manufacturers are paying more and more attention to the power consumption of products, and they are all trying to reduce the power consumption of products. Nowadays, many electronic devices are in standby state for most of the time in use, such as mobile phones, portable computers, etc., are generally in standby state. If the power consumption of the device in standby mode can be reduced, it will save a large part of energy. , And desktop computers have relatively large CPU power consumption. If you can reduce the power consumption when the CPU is not busy, you can save a lot of energy. Therefore, how to make the device can run with lower power consumption when t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F1/32
Inventor 赵少伟邹同亮
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products