Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Emulator for implementing FLASH page erase emulation

An emulator and emulation chip technology, applied in the field of emulators, can solve problems such as affecting the efficiency of debugging work and slow single-step running speed, and achieve the effect of being beneficial to debugging efficiency and high debugging efficiency.

Inactive Publication Date: 2008-12-24
SHANGHAI HUAHONG INTEGRATED CIRCUIT
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this waiting time must be increased enough for the completion of the FLASH page erase, which is several to dozens of times longer than the original instruction execution time, which will cause the user program to be executed in the single-step operation mode. The running speed of each step is very slow, which will greatly affect the efficiency of debugging work

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Emulator for implementing FLASH page erase emulation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0012] As shown in the drawings, the emulator 1 implemented by the method of the present invention includes an emulation chip 2 and a management module 3 . There is a FLASH module 4 consistent with the product chip in the emulation chip 2 . The management module 3 is connected to the emulation chip 2 through a control signal 5, and through the control signal 5, the management module 3 can control whether the emulation chip 2 is in the running mode or the monitoring mode. The emulation chip 2 also has a waiting signal 6 connected to the management module 3. When the emulation chip 2 is in the running mode, if the emulation chip 2 sends the waiting signal 6 to the management module 3, the management module 3 will not pass the waiting signal 6 during the effective period. The control signal 5 controls the switching of the operating mode of the emulation chip 2 to keep it in the running mode; when the waiting signal 6 is invalid, the management module 3 controls the switching of t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a simulator that realizes FLASH page erasing, which comprises a simulation chip and a management module. The management module is connected with the simulation chip by a control signal; the management module controls the simulation chip to be in an operation mode or a monitoring mode by the control signal. The simulation chip is connected with the management module by a waiting signal; when the simulation chip is in the operation mode, if the simulation chip sends the waiting signal to the management module, the management module causes the simulation chip to be kept in the operation mode within the duration of validity of the waiting signal. When the simulation chip is in the operation mode and executes a user program statement, whether the statement is to trigger the operation of FLASH page erasing is judged; if the statement is not to trigger the operation of FLASH page erasing, the waiting signal is not sent to the management module; if the statement is to trigger the operation of FLASH page erasing, the waiting signal is sent to the management module. The simulator of the invention can ensure the functional correctness of operating the program segment of FLASH page erasing by a single step as well as debug other user program commands in a single-step operation manner with high efficiency and high speed.

Description

technical field [0001] The invention relates to an emulator, in particular to an emulator capable of realizing the FLASH page erasing emulation function. Background technique [0002] When developing and debugging user programs in processor chips, the tools used by program developers are emulators with emulated chips. At present, many processor chips have FLASH memory, which is the same as the characteristics of a single FLASH chip. Most of the FLASH in the chip still has the function of erasing pages in units of pages. One page can be 32, 64, or 128 words. Sections and other sizes, depending on the specific design requirements of FLASH. The so-called page erasure of FLASH is triggered by a set of program statements to perform an automatic clearing operation on all data in a page specified inside the FLASH. The erasing process takes a certain amount of time, depending on the size of the page, from a few milliseconds to several It ranges from ten milliseconds, which is much...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/36
Inventor 许国泰
Owner SHANGHAI HUAHONG INTEGRATED CIRCUIT
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products