Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Improved permutable address processor and method

A technology for replacing addresses and processors, which is used in electrical digital data processing, digital data processing components, instruments, etc.

Inactive Publication Date: 2009-05-13
ANALOG DEVICES INC
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Another problem encountered in SIMD operations is that the data has actually been extended or swapped or permuted for the next step in the algorithm

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Improved permutable address processor and method
  • Improved permutable address processor and method
  • Improved permutable address processor and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In addition to the preferred embodiment or embodiments disclosed below, the invention is capable of other embodiments and of being practiced or carried out in various ways. Therefore, it should be understood that the invention is not limited to the details of construction and the arrangement of parts shown in the following description or drawings. If only one embodiment is described herein, the claims are not limited to that embodiment. Furthermore, the claims should not be read restrictively unless there is clear and convincing evidence of some exclusion, limitation or disclaimer.

[0033] FIG. 1 shows a processor 10 according to the invention, with external storage means, a memory 12 . Processor 10 typically includes an arithmetic unit 14, a digital data address generator 16 and a sequencer 18 operating in a conventional manner. Data address generator 16 is the controller of all loads and stores with respect to memory 12, and sequencer 18 controls the sequence of in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Accommodating a processor to process a number of different data formats includes loading a data word in a first format from a first storage device; reordering, before it reaches the arithmetic unit, the first format of the data word to a second format compatible with the native order of the arithmetic unit; and vector processing the data word in the arithmetic unit.

Description

technical field [0001] The invention relates to a replaceable address mode processor and method implemented between a storage device and an arithmetic unit. Background technique [0002] Earlier computers or processors had only one computing unit and therefore image processing was performed one pixel at a time, for example when a pixel had eight bits (bytes). As image sizes continue to grow, there is a need for high-performance, high-density pipelined vector processing processors. A vector processor is one that can operate on an entire vector in one instruction. Single Instruction Multiple Data (SIMD) is another form of vector-oriented processing that can apply parallelism at the pixel level. This method is suitable for image operations that do not depend on the results of previous operations. Since a SIMD processor can solve similar problems in parallel on different sets of data, it can be characterized as being n times faster than a single computing unit processor, wher...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/00
CPCG06F7/766G06F7/768G06F9/30032G06F9/30043G06F9/30109G06F7/57G06F9/30036G06F9/3013G06F9/30025
Inventor J·威尔逊J·A·卡布罗特斯基Y·斯坦恩C·J·普伦德加斯特G·M·尤克纳C·M·梅尔J·A·海登
Owner ANALOG DEVICES INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com