Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for bonding and separating silicon wafers

A separation method and technology for silicon wafers, which are applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve problems such as high cost, difficult cleaning, and difficulty, and achieve improved bonding strength, low process cost, and convenient process. Effect

Active Publication Date: 2010-09-08
SHANGHAI ADVANCED SILICON TECH CO LTD
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Invention patent CN101186082 provides a method that can reduce the loss of silicon material. The method used (as shown in Figure 2) is to use a multi-wire cutting machine to divide the thin silicon wafer into two. However, this method has the following problems: A defect: 1. The thickness of the silicon wafer is only a few hundred microns. It is very difficult to cut the steel wire of the multi-wire cutting machine to the middle of the silicon wafer measured in microns. It is processed by the above-mentioned wire cutting method. There will be a large deviation in the thickness of the silicon wafer, and the TTV will be large, which will directly affect the consistency and yield of subsequent devices; 2. The silicon wafer after multi-wire cutting will be dirty and difficult to clean; 3. Using wire cutting The method requires the use of steel wire and sand, as well as the manufacture of fixtures, etc., resulting in higher costs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for bonding and separating silicon wafers
  • Method for bonding and separating silicon wafers
  • Method for bonding and separating silicon wafers

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] Embodiment 1, Fig. 3 provide a kind of method for bonding and separating silicon chip, carry out following steps successively:

[0047]1) Choose 2 single crystal silicon wafers, the crystal orientation is , the doping type is N type, the dopant is phosphorus, the resistivity is greater than 30 ohm.cm, and the surface roughness of the front side of the single crystal silicon wafer is 0.5 nm, the thickness is 250um, and the diameter is 100mm.

[0048] 2), using wet thermal oxidation, thermal oxidation at 1100°C for 300 minutes, oxygen flow rate 6.6l / min, hydrogen flow rate 9l / min, so that the surface of each N-type (111) single crystal silicon wafer (i.e. front and back Both sides) are provided with an oxide layer, and the thickness of the oxide layer is 1.2um.

[0049] Since the wet thermal oxidation is selected, the surface roughness of the obtained oxide layer (that is, the silicon dioxide layer) can be guaranteed to be less than or equal to 0.8nm.

[0050] Then make...

Embodiment 2

[0058] Embodiment 2, a method for bonding and separating silicon wafers, the following steps are carried out successively:

[0059] 1) Choose 2 single crystal silicon wafers, the crystal orientation is , the doping type is P type, the dopant is boron, the resistivity is greater than 30 ohm.cm, and the surface roughness of the front side of the single crystal silicon wafer is 0.5 nm, the thickness is 300um, and the diameter is 125mm.

[0060] 2) One of the silicon wafers was thermally oxidized by wet method at 1150°C for 570 minutes, the oxygen flow rate was 6.6 l / min, and the hydrogen flow rate was 9 l / min, so that the P-type (111) single crystal silicon wafer An oxide layer is provided on both the front and back surfaces, and the thickness of the oxide layer is 2.5um.

[0061] Then make the front side of the polished silicon wafer with the oxide layer face the front side of another polished silicon wafer and bond them on the bonding machine. The bonding method adopts the con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
surface roughnessaaaaaaaaaa
diameteraaaaaaaaaa
surface roughnessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a method for bonding and separating silicon wafers, which includes following steps of: 1) selecting polished silicon wafers of which facades are polished surfaces; 2) setting an oxide layer on the facade of any polished silicon wafer or each polished silicon wafer, leading the facades of every two polished silicon wafers to be opposite, and then performing room temperaturebonding; 3) putting a bonding silicon wafer group in a high-temperature furnace for reinforcing; 4) performing corrosion treatment on the reinforced silicon wafer group by using HF solution to removethe oxide layer on the outer surface of the reinforced silicon wafer group; 5) re-blending and diffusing both surfaces of the obtained silicon wafer group and 6) putting the silicon wafer group whichis re-blended and diffused in the HF solution for treatment so as to corrode the oxide layer on the bonding surface of the silicon wafer group and obtain two silicon wafers which are separated from each other. The silicon wafer produced by adopting the method has the characteristic of controllable thickness.

Description

technical field [0001] The invention relates to a method for bonding and separating silicon wafers. The invention can be used to prepare silicon wafers with N- / N+ and P- / N+ structures. Background technique [0002] There are usually two methods to produce silicon wafers with N- / N+ and P- / N+ structures: method one is to epitaxially layer a layer of lightly doped silicon on the surface of heavily doped silicon wafers; method two is to use lightly doped silicon wafers in a diffusion furnace Thermal diffusion is carried out in the surface to form heavy doping, and then one side of the silicon wafer is ground and polished to realize the above structure. Method 1, that is, the silicon wafer with the above structure made by the epitaxial method is of good quality, but the processing cost is high, and the equipment cost of the epitaxial furnace used is also high, and the cost will be higher with the increase of the epitaxial thickness. In order to reduce the cost and process some ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/50H01L21/78H01L21/316H01L21/22H01L21/311
Inventor 来燕利
Owner SHANGHAI ADVANCED SILICON TECH CO LTD