LDPC decoding method combining bit flipping (BF) and majority logic (MLG)

A large number logic and bit flip technology, which is applied in the field of LDPC decoding of mixed bit flip and large number logic, can solve the problems of complex calculation and poor decoding performance, and achieve simple calculation, reduced delay, and good decoding performance. Effect
CN101707485AInactive Publication Date: 2010-05-12TIANJIN BOWEI TECH
0 Cites 29 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
TIANJIN BOWEI TECH
Publication Date
2010-05-12
Estimated Expiration
Not applicable Β· inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to a LDPC decoding method combining bit flipping (BF) and majority logic (MLG), belonging to the technical field of digital information transmission. The LDPC decoding method comprising the following steps of: (1) computing syndromes s of a check matrix of M rows and N columns, wherein s=(s1, s2, to sM), if the syndromes are all 0, and then carrying out step 4; (2) finding the most unreliable bit through a bit reliability measurement; (3) flipping and finding out the most unreliable bit; (4) when a largest iteration is achieved, carrying out step (5), and when all the syndromes are all 0, stopping decoding and outputting corresponding codons to complete decoding treatment, or else, repeating the steps of (1) to (3); and (5) sending the codons containing non 0 value in the syndromes to an MLG decoder for decoding, and finally outputting the codons decoded by the majority logic decoder to complete the decoding treatment. The invention utilizes the decoding method combining BF decoding and MLG without floating point arithmetic in the whole decoding process, reduces computation complexity and time delaying, and has favorable decoding performance.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention belongs to the technical field of digital information transmission, in particular to an LDPC decoding method combining bit flipping and large number logic. Background technique

[0002] Low Density Parity Check (LDPC, Low Density Parity Check) code is a channel code widely used in the field of digital information transmission at present. As an ordinary linear block code, LDPC code is usually represented by generator matrix G and check matrix H, and its characteristic is that the number of non-zero elements in parity check matrix H is much smaller than the number of zero elements. In the process of information transmission, the receiving end needs to decode the LDPC code. The LDPC decoding methods mainly include tree decoding, probability decoding, sum product decoding, minimum sum decoding, bit flip decoding and large number logic decoding. All the above-mentioned decoding methods have certain limitations. The bit-flip decoding method i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More