Method for formlng pattern of semiconductor device
A semiconductor and pattern technology, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electric solid-state devices, etc., can solve the problems of second photoresist pattern degradation profile, inability to properly perform follow-up procedures, etc., to ensure process margin, Effect of improving adhesion characteristics, reliable semiconductor devices
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Publication Date
- 2010-06-09
- Estimated Expiration
- Not applicable · inactive patent
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
technical field
[0001] The present invention generally relates to methods of patterning semiconductor devices, and more particularly, to methods of patterning semiconductor devices such as NAND flash memory devices using spacer patterning techniques. Background technique
[0002] In recent years, semiconductor technology has been rapidly developed to store an ever-increasing amount of information; to process or transmit information quickly; and to construct a simpler information communication network conforming to the information communication society of the 21st century.
[0003] In particular, due to the rapid spread of information media such as computers, research has been conducted on the development of processing equipment or processing technology for manufacturing semiconductor devices. The purpose of the research is to produce smaller semiconductor components with higher capacity and lower manufacturing cost without degrading the electrical characteristics.
[0004] ...
Examples
Embodiment Construction
[0051] Figure 4a to Figure 4j is a view illustrating a method for forming a pattern of a semiconductor according to an embodiment of the present invention.
[0052] refer to Figure 4a , forming the base layer 111 on the substrate. The substrate may include an isolation film (ISO) (not shown), and the base layer 111 may include a dielectric film (not shown) [for example, an oxide film-nitride film-oxide film (ONO)], a gate polysilicon layer (not shown), a tungsten conductive layer (not shown), a capping oxide film (not shown), and a gate mask film (not shown).
[0053] A polysilicon layer 113, a first nitride film 115 (ie, a first mask film), an oxide film 117 (ie, a second mask film), and a third mask film 119 are sequentially deposited on the base layer.
[0054] The oxide film 117 is formed using tetraethyl silicate (TEOS). Since the oxide film 117 determines the spacer height in the spacer patterning process, it is required that the oxide film has a given height of ab...