Unlock instant, AI-driven research and patent intelligence for your innovation.

Capacitor and manufacture method thereof

A manufacturing method and capacitor technology, applied in the direction of electrical solid-state devices, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of smaller cross-sectional area of ​​metal wires, increased device signal interference, and reduced device quality, so as to reduce inductance, The effect of improving device quality

Inactive Publication Date: 2011-05-11
SEMICON MFG INT (SHANGHAI) CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing technology, the size of the capacitor is relatively small, so that the cross-sectional area of ​​the metal wire connected to the capacitor is correspondingly reduced, and thus it is impossible to manufacture a capacitor with an inductance less than 1 nanohenry and a capacitance greater than 100 picofarads
If capacitors are fabricated on the opposite surface of the semiconductor substrate, due to the large area occupied, on the one hand, the effective area of ​​the device will be wasted, and at the same time, the signal interference between the devices will increase, resulting in a decrease in the quality of the device.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Capacitor and manufacture method thereof
  • Capacitor and manufacture method thereof
  • Capacitor and manufacture method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] Figure 7 It is a flow chart of a specific embodiment of forming a capacitor in the present invention. Such as Figure 7 As shown, step S11 is performed to provide a semiconductor substrate, a bus line and a ground line are formed on the opposite surface of the semiconductor substrate base, and the bus line is electrically connected to the MOS transistor on the semiconductor substrate;

[0028] Execute step S12, grinding the basal surface of the semiconductor substrate to thin the semiconductor substrate;

[0029] The basal surface of the semiconductor substrate is ground by chemical mechanical polishing, so that the semiconductor substrate is neither too thin to cause bending deformation nor too thick to form conductive plugs therein.

[0030] Executing step S13, forming a first conductive plug penetrating through the semiconductor substrate and communicating with the bus and a second conductive plug communicating with the ground line in the semiconductor substrate; ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a capacitor and a manufacture method thereof, wherein the capacitor comprises a semiconductor lining, a bus, a grounding wire, a first conductive plug, a second conductive plug, a first interlayer dielectric layer, a first electrode, a grounding cushion layer, a second interlayer dielectric layer, a third conductive plug and a second electrode, wherein the bus and the grounding wire are arranged on the surface opposite to a basement of the semiconductor lining, the first conductive plug penetrates through the semiconductor lining and is connected with the bus, the second conductive plug penetrates through the semiconductor lining and is connected with the grounding wire, the first interlayer dielectric layer is arranged on the basement surface of the semiconductor lining, the first electrode penetrates through the first interlayer dielectric layer and is communicated with the first conductive plug, the grounding cushion layer penetrates through the first interlayer dielectric layer and is communicated with the second conductive plug, the second interlayer dielectric layer is arranged on the first interlayer dielectric layer, the first electrode and the grounding cushion layer, the third conductive plug penetrates through the second interlayer dielectric layer and is connected with the grounding cushion layer, and the second electrode is arranged in the second interlayer dielectric layer and is communicated with the third conductive plug. In the invention, the inductance is lowered and the device quality is enhanced.

Description

technical field [0001] The invention relates to the field of semiconductor devices, in particular to a capacitor and a manufacturing method thereof. Background technique [0002] In VLSI, capacitor is one of the commonly used passive components. Capacitors are often integrated in active components such as bipolar transistors or complementary metal oxide semiconductor (CMOS, Complementary Metal Oxide Semiconductor) transistors. Capacitors manufactured at present can be divided into two types: polysilicon as the electrode and metal as the electrode. Polysilicon as the electrode has the problem of carrier shortage, so that when the surface voltage across the capacitor changes, the capacitance will also change. Therefore, in Capacitors with polysilicon electrodes cannot meet the linearity requirements required by today's logic circuits. However, capacitors with metal electrodes do not have the above-mentioned problems, and such capacitors with metal electrodes are generally ca...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/04H01L27/06H01L27/12H01L23/522H01L21/822H01L21/84H01L21/768H01L21/02
Inventor 王津洲
Owner SEMICON MFG INT (SHANGHAI) CORP