Unlock instant, AI-driven research and patent intelligence for your innovation.

Rate dematching method and device

A technology for rate matching and bit resolution, applied in the field of rate matching methods and devices, can solve problems such as low efficiency, and achieve the effects of reducing the amount of calculation, reducing the delay, and improving the efficiency

Active Publication Date: 2014-03-12
COMBA TELECOM SYST CHINA LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, if the rate matching process of the sending end is re-performed at the receiving end to obtain the position of the NULL bit in the circular BUFFER, and then the rate matching process is performed, all data needs to be traversed, and the efficiency is low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Rate dematching method and device
  • Rate dematching method and device
  • Rate dematching method and device

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach

[0030] As a specific implementation mode: use the number of NULL bits of the system bit to find the quotient and the modulus of the sub-block interleaving matrix column number R, wherein R=32; obtain A0; wherein, A0 is the system bit before the sub-block interleaving. The number of NULL bits contained in a column; A0 is interleaved according to the interleaving pattern of systematic bits to obtain A1, where A1 is the number of NULL bits contained in each column after interleaving;

[0031] According to A1, when the calculation is output by column, the NULL bit of the system bit is output in the vector after sub-block interleaving;

[0032] Use the number of NULL bits of the first parity bit to find the quotient and modulus of the sub-block interleaving matrix column number R, wherein R=32; obtain B0; wherein, B0 is each column of the interleaving matrix before the sub-block interleaving of the first parity bit The number of NULL bits included; according to the interleaving pat...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a rate dematching method, which comprises the following steps of: calculating the addresses of all NULL bits in a circumference BUFFER, and arranging according to a sequence from small to large to acquire a NULL bit address vector; after the NULL bit address vector of a code block is acquired, recording the length of the vector, comparing a transmission initial address of the current code block retransmission version with the NULL bit addresses in the vector until the first NULL bit address which is more than or equal to the transmission initial address is found, and recording the address of the NULL bit address in the vector; acquiring three parameters, namely the NULL bit address vector, the effective initial address of the NULL bit address vector under the condition of the transmission initial address, and the length of the NULL bit address vector; and performing rate dematching by using the three parameters. The invention also discloses a rate dematching device. By the method and the device, rate dematching efficiency is improved.

Description

technical field [0001] The invention relates to the field of mobile communication, in particular to a rate matching method and device. Background technique [0002] The LTE (Long Term Evolution, long-term technology evolution) communication system supports data transmission at multiple rates through a rate matching mechanism, and padding bits, namely NULL bits, are introduced during the transmission block division operation and rate matching sub-block interleaving process. At the transmitting end, NULL bits can be identified as special bits, which are interleaved and collected together with normal bits, and deleted from the circular BUFFER by detecting special bits during rate matching output; at the receiving end, it is necessary to Supplement the NULL bits deleted by the sending end to the corresponding positions of the circular BUFFER for de-rate matching processing. [0003] However, if the rate matching process of the sending end is performed again at the receiving end...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L1/00
Inventor 区洋朱宏
Owner COMBA TELECOM SYST CHINA LTD