Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

520 results about "Circular buffer" patented technology

A circular buffer, circular queue, cyclic buffer or ring buffer is a data structure that uses a single, fixed-size buffer as if it were connected end-to-end. This structure lends itself easily to buffering data streams.

Microprocessors

A processor (100) is provided that is a programmable fixed point digital signal processor (DSP) with variable instruction length, offering both high code density and easy programming. Architecture and instruction set are optimized for low power consumption and high efficiency execution of DSP algorithms, such as for wireless telephones, as well as pure control tasks. The processor includes an instruction buffer unit (106), a program flow control unit (108), an address / data flow unit (110), a data computation unit (112), and multiple interconnecting busses. Dual multiply-accumulate blocks improve processing performance. A memory interface unit (104) provides parallel access to data and instruction memories. The instruction buffer is operable to buffer single and compound instructions pending execution thereof. A decode mechanism is configured to decode instructions from the instruction buffer. The use of compound instructions enables effective use of the bandwidth available within the processor. A soft dual memory instruction can be compiled from separate first and second programmed memory instructions. Instructions can be conditionally executed or repeatedly executed. Bit field processing and various addressing modes, such as circular buffer addressing, further support execution of DSP algorithms. The processor includes a multistage execution pipeline with pipeline protection features. Various functional modules can be separately powered down to conserve power. The processor includes emulation and code debugging facilities with support for cache analysis.
Owner:TEXAS INSTR INC

Video recording device for a targetable weapon

A compact video image recording device which is mountable to a gun and useful for recording video images before and after the firing of the gun. The recording device includes a camera comprising a lens and a video image sensor. The video recording device is mounted on the gun such that the viewing area of the camera includes the target area of the gun. The video image sensor generates an electronic signal representative of a video image impinging the respective sensor. The output of the image sensor is processed and generally employed to produce frame data which are successively stored in successive frame locations of a semiconductor memory organized as a circular buffer memory while the video recording device is in an active state. Upon the firing of the gun, additional frames are stored in the buffer memory for a short period of time and a portion of the buffer memory is employed to preserve a video record of the shooting both before and after the event. Additional frames are successively stored in the unused portion of the buffer memory. In the event of a further firing of the gun, an additional portion of the buffer memory is dedicated to preserving the image data associated with subsequent firing incident. This process may be repeated until the buffer memory is full in the event the gun is repeatedly fired. A video record is thus generated which documents the circumstances preceding and following the firing of the gun.
Owner:MITSUBISHI ELECTRIC RES LAB INC

Multicast cell scheduling protocol

A method of facilitating the scheduling of a first multicast request signal of a series of multicast request signals is disclosed, wherein the first request signal is generated to enable the transmission of a multicast data cell by a source port processor to at least one destination port processor. In a preferred embodiment of the invention, the first request signal is received by a roster storage chip associated with a scheduler subsystem. The first request signal has associated therewith a multicast label of a first value and is adapted to schedule transmission of the first multicast cell to the at least one destination port processor at a first time. A roster of the at least one destination port processor to which the first multicast cell is destined is then generated. A dependence distance associated with the first request signal is determined. The dependence distance comprises the numerical value of the difference between a current multicast cell number (CMCN) and a previous multicast cell number (PMCN). The roster and the dependence distance are transmitted to one of the at least one scheduler chips, such transmission causing the roster and the dependence distance to occupy a second tail entry slot of a second circular buffer associated with the one of the at least one scheduler chips. The second tail entry slot has associated therewith a first multicast table index (MTI) comprising a numerical value. The scheduler chip further has associated therewith a head entry slot having associated therewith a second MTI comprising a numerical value. A first numerical parameter comprising the numerical sum of the dependence distance and the first MTI is determined. If the first numerical parameter is higher in value than the second MTI, the first request signal is arbitrated.
Owner:PMC-SIERRA

System To Detect And Identify Errors In Control Information, Read Data And/Or Write Data

An integrated circuit, such as an integrated circuit memory or buffer device, method and system, among other embodiments, generate a plurality of error codes, such as CRC codes, corresponding to control information, write data and read data transactions, respectively. The plurality of separately generated CRC codes is logged or stored in respective storage circuits, such as circular buffers. The stored plurality of CRC codes corresponding to each transaction then may be used to determine whether an error occurred during a particular transaction and thus whether a retry of the particular transaction is issued. The integrated circuit includes a compare circuit to compare a CRC code generated by the integrated circuit with a CRC code provided by a controller device. A CRC code corresponding to read data is transferred to a controller device using a data mask signal line that is not being used during a read transaction. The CRC code generated by the integrated circuit then may be compared to a CRC code generated by the controller device to determine whether an error occurred. The controller device generates and stores a plurality of CRC codes, corresponding to control information, write data and read data. The controller device then compares the CRC codes generated by the controller device with CRC codes generated and stored in the integrated circuit to determine whether an error has occurred during a particular transaction.
Owner:RAMBUS INC

Method and apparatus for sorting materials using electromagnetic sensing

An automated interrupt driven system which employs a circular buffer is used to sort materials based on differing electromagnetic radiation absorption and penetration characteristics. The system has a conveyor and a source of electromagnetic radiation which radiates materials travelling along the conveyor. A controller samples detector outputs at various times to evaluate the absorption and penetration characteristics of the materials to be sorted, based on a plurality of samples. Portions of the materials are ignored to obtain accurate readings from the detectors. Based on the detected penetration and absorption characteristics, the controller activates ejection mechanisms causing materials of different compositions to be deposited into different bins. The controller executes interrupts to cause detection, ejection, testing, and system history maintenance at required times. The circular buffer contains indices which point to various locations which are programmed in memory to trigger and perform specific events. The location of the indices in the circular buffer is used to control event timing, such as activating and deactivating the ejection mechanisms. This configuration, allows several events to be executed simultaneously by moving to the next location in the circular buffer while the event indicated by the index in the previous location continues in progress.
Owner:NAT RECOVERY TECH

Method and Apparatus for a High Bandwidth Oscilloscope Utilizing Multiple Channel Digital Bandwidth Interleaving

A method of digitizing an analog signal is provided, comprising the steps of separating the analog signal spanning a frequency range into a plurality of frequency bands, each frequency band spanning a corresponding predefined frequency range, at least a portion of each of the plurality of corresponding frequency ranges not overlapping any other of the plurality of corresponding predefined frequency ranges and then translating at least one of the signals in the plurality of frequency bands to a lower frequency band in accordance with a local oscillator and digitizing the at least one translated signal with digitizing elements having a frequency range less than the analog signal frequency range. A fixed relationship of the phase of the local oscillator and a repetitive signal generated in accordance with a writing to a circular buffer of the digitized representation of the at least one of the plurality of frequency bands is then defined. Signals corresponding to the other of the plurality of frequency bands are digitized and written to corresponding circular buffers in accordance with one or more corresponding local oscillators. Finally, a digital representation of the analog signal is formed from the digitized signals, the digital representation substantially spanning the frequency range of the analog signal, and the digital representation is stored in a computer readable medium.
Owner:TELEDYNE LECROY

Method and system for reallocating computational resources using resource reallocation enabling information

Various embodiments of the present invention are directed to an efficient and flexible method and system for managing a pool of computational resources that can be allocated from a resource pool, used for varying periods of time, and eventually returned to the resource pool. Certain embodiments of the present invention are directed to a method and system for efficiently managing ephemeral ports used for short-duration communications connections. In one embodiment of the present invention, an array of port tables is employed to store and manage a large space of ephemeral protocol ports. Each port table is a circular buffer, each entry of which includes a port number that uniquely identifies a communications port, a sequence number that allows the port to be immediately reallocated, and any other additional protocol-specific information that may be associated with the port. A non-local-port-number portion of a connection address, comprising a remote IP address, a remote port number, and a local IP address, may be hashed to generate a numerical reference to a particular port table within the array, or list, of port tables, and ephemeral ports for the non-local-port-number portion of a connection address are allocated from, and deallocated and returned to, the numerically identified port table.
Owner:SECURE64 SOFTWARE
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products