Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

52 results about "Logical block number" patented technology

Caching system capable of supporting zero copy on the basis of flash memory array, and method

The invention discloses a caching system capable of supporting zero copy on the basis of a flash memory array, and a method. The system comprises a main control module, a physical caching module, a read address and write address conversion module, an idle block management module, a metadata recording table and a rear side flash memory module. The method comprises the following the following steps that: receiving a command request sent from a front side, converting a logic block number in the command request into a corresponding physical block number, carrying out a Hash operation on a rear-side address in the command request to obtain a corresponding metadata address index; according to the metadata address index, inquiring a metadata state table and a metadata record chart, processing the data of a corresponding table item in the metadata record chart according to the state information of the corresponding table item of the state table, and updating the corresponding table item of the metadata state table, and updating a mapping table in the read address and write address conversion module; and returning a completion command to the front side. By use of the system, a contradiction that the read-write access size of a traditional cache and a flash memory page size are not matched is solved, meanwhile, the zero copy on a caching read-write data path is realized, an unnecessary middle copy process is eliminated, cache read-write efficiency is improved, meanwhile, erasing for Flash can be reduced, and the service life of the Flash is prolonged.
Owner:北京中航通用科技有限公司

Data storage structure analyzing method of NAND FLASH memory chip

The invention discloses a data storage structure analyzing method of a NAND FLASH memory chip. The method comprises: determining the size of physical blocks and the size of physical pages of the chip, and opening a physical image as read-only; carrying out valid block judgement; analyzing the structure of the pages by utilizing the physical pages where continuous data exists; determining the positions of logical block numbers and the positions of logical page numbers according to the changes over bits of each physical page admin area; conducting data interleave analyzing and data merging according to the data continuity condition of a data volume which can reflect the continuity about data; judging whether or not to conduct data segmenting according to the duplication of the logical block numbers; conducting data reorganizing; and deleting the admin area data, and finally obtaining a logical image file. According to the data storage structure analyzing method of the NAND FLASH memory chip, the conversion from the physical image to the logical image of the storage chip is realized on the premise that an NAND FLASH control circuit is not used, thus the aim that conducting data recovering and obtaining evidence after this class of devices are damaged is achieved.
Owner:中国人民解放军61660部队

Recombination method for irrelevant mirror images of file system

ActiveCN105183383AQuick searchReasonable result of restructuringInput/output to record carriersFile systemPhysical address
The invention relates to the technical field of information security and mobile phone applications, in particular to a recombination method for irrelevant mirror images of a file system. The method includes the mirror image acquisition step, the head mark taking step, the mark confirming step and the group type and head length confirming step. In the mirror image acquisition step, physical mirror images of a mobile terminal are acquired, and physical structures of the physical mirror images are analyzed. In the head marker taking step, front N bytes of each physical block are taken as head marks of the physical block. In the mark confirming step, data of one physical block where the head marks are located are read, whether the physical block is a mapping table or not is judged, if yes, the next step is executed, and if not, the next physical block is skipped, and the head mark taking step is executed again. In the group type and head length confirming step, all mapping information of the heads of one group is traversed, one logical block number is taken out according to the marks, a physical address is calculated according to the formula that the physical address=group physical address offset + group head length + mapping length * marker serial number, the next physical block address is skipped, the head mark taking step is returned, and the process continues to be executed till all the physical block addresses are traversed. Recombination efficiency is high.
Owner:XIAMEN MEIYA PICO INFORMATION
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products