Novel SONOS (Silicon Oxide Nitride Oxide Semiconductor) flash memory unit structure of double transistor and operation method thereof

A dual-transistor, flash storage technology, applied in the field of new dual-transistor SONOS flash storage unit structure

Active Publication Date: 2012-01-18
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF9 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the erasing of the SONOS storage unit of a single transistor is to use the substrate to erase the entire chip, or to erase the sub-blocks of the memory. The SONOS storage unit of the single transistor has the disadvantage of over-erasing, which requires peripheral circuits to perform erasure. complex erasure verification

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Novel SONOS (Silicon Oxide Nitride Oxide Semiconductor) flash memory unit structure of double transistor and operation method thereof
  • Novel SONOS (Silicon Oxide Nitride Oxide Semiconductor) flash memory unit structure of double transistor and operation method thereof
  • Novel SONOS (Silicon Oxide Nitride Oxide Semiconductor) flash memory unit structure of double transistor and operation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] The present invention will be described in further detail below in conjunction with accompanying drawing:

[0023] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar extensions without violating the connotation of the present invention, so the present invention is not limited by the specific implementations disclosed below.

[0024] Secondly, the present invention is described in detail using schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged according to the general scale, and the schematic diagram is only an example, and it should not be limited here. The protection scope of ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a novel SONOS (Silicon Oxide Nitride Oxide Semiconductor) flash memory unit structure of a double transistor and an operation method thereof. The SONOS flash memory unit structure of the double transistor comprises an SONOS memory transistor and a memory unit selectron, wherein a selecting grid of the memory unit selectron is used as a selecting end; a drain region close to one side of the grid of the memory unit selectron is a bit line end while a source region close to one side of the SONOS memory transistor is used as a source line end; and a control grid of the SONOS memory transistor is a control end. The operation method of the SONOS memory unit of the double transistor comprises the steps of selecting the unit in reading and writing operation by using the bit line end and the selecting end and selecting the unit in erasing operation by using the control end. The novel SONOS flash memory unit structure of the double transistor, provided by the invention, is completely compatible with a standard CMOS logic process; and the over-erasing shortcoming of a single flash memory transistor memory unit are overcome.

Description

technical field [0001] The invention relates to an integrated circuit, in particular to a novel dual-transistor SONOS flash storage unit structure and an operation method thereof. Background technique [0002] Flash memory is a type of non-volatile memory that can be electrically erased and reprogrammed. Flash memory is erased and edited in blocks, where each block includes multiple memory cells. Each memory cell includes a floating-gate metal-oxide-semiconductor transistor for storing information. Each floating-gate MOS transistor stores one or more bits of data. One type of flash memory is polysilicon floating gate flash memory. Polysilicon floating gate flash memory is used for tunnel injection for writing data into memory cells and tunnel release for erasing data from memory cells. Flash memory is accessed as a block device. [0003] Another type of non-volatile memory is charge trapping memory, specifically Semiconductor-Oxide-Nitride-Semiconductor (SONOS) floating...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/115G11C16/04
Inventor 张博
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products