Unlock instant, AI-driven research and patent intelligence for your innovation.

High reduction degree spatial domain image zooming method based on FPGA platform

A technology of image scaling and spatial domain, which is applied in the field of image processing and can solve the problems of video streams or images that are difficult to meet the requirements of clarity and detail.

Inactive Publication Date: 2014-03-19
TIANJIN TIANDY DIGITAL TECH
View PDF4 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] At present, the main method for image scaling is the adjacent difference method or the zero-order difference method. The above-mentioned methods sacrifice a lot of image details while performing image scaling, which will cause the image to form a mosaic effect, and have higher requirements for clarity and details. High video streams or images are often difficult to meet

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High reduction degree spatial domain image zooming method based on FPGA platform
  • High reduction degree spatial domain image zooming method based on FPGA platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The FPGA platform-based high-reducibility spatial domain image scaling method of the present invention will be further described below in conjunction with the accompanying drawings and specific embodiments. The following examples are only used to illustrate the present invention but not to limit the present invention.

[0015] The high-reducibility spatial domain image scaling method based on the FPGA (Field Programmable Gate Arrays) platform of the present invention, the software used in the method includes a pixel information buffer module clock adjustment module, a neighboring related pixel extraction module, a bilinear Coefficient statistics module and output value calculation module, such as figure 2 As shown, the specific steps of the method are as follows:

[0016] The pixel information cache module and the clock adjustment module calculate the number of pixels that need to be cached according to the video scaling ratio, and use RAM resources to cache, and adju...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high reduction degree spatial domain image zooming method based on an FPGA platform. The method is improved on the basis of a traditional zero-order difference algorithm. By use of the correlation of nearby pixel information in a spatial domain, zooming processing is respectively performed on the brightness component and the chroma component of a spatial domain color image so that image zooming operation with a quite high image detail reduction degree is realized. The method is applied to a zooming function of a real-time video image which requires for quite high sharpness. The software used in the method comprises a pixel information buffer memory module, a clock adjustment module, a nearby correlation pixel extraction module, a bilinear coefficient statistics module and an output value calculating module which are applied to the zooming function of the real-time video image which requires for quite high sharpness. The method disclosed in the invention can be applied to different scenes to perform zooming on an image by random proportions, at the same time, the image details are reserved to the maximum, and requirements for image sharpness and resolution are satisfied.

Description

technical field [0001] The invention relates to an image processing method, in particular to an FPGA platform-based high-reduction airspace image scaling method. Background technique [0002] At present, the main method for image scaling is the adjacent difference method or the zero-order difference method. The above-mentioned methods sacrifice a lot of image details while performing image scaling, which will cause the image to form a mosaic effect, and have higher requirements for clarity and details. High video streams or images are often difficult to meet the requirements. Contents of the invention [0003] In order to solve the above-mentioned problems in the prior art, the present invention provides a method for zooming images in a high-reducibility space domain based on an FPGA platform. [0004] In order to achieve the above object, the present invention adopts following technical scheme: [0005] The high-reduction spatial domain image scaling method based on the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06T3/40
Inventor 戴林边伟白云飞
Owner TIANJIN TIANDY DIGITAL TECH