Unlock instant, AI-driven research and patent intelligence for your innovation.

Address mapping method for storage device

A storage device and address mapping technology, applied in the field of mapping between logical addresses and physical

Active Publication Date: 2017-02-08
MEMBLAZE TECH BEIJING
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This results in a non-linear arrangement of parallel cells relative to circuit daughter cards or flash chips in physical configuration

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Address mapping method for storage device
  • Address mapping method for storage device
  • Address mapping method for storage device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] figure 2 is a front view of a storage device according to an embodiment of the present invention. figure 2 The memory device shown includes a circuit board 400 . The circuit motherboard 400 is a circuit board in the form of a PCIE half-height card, which can be connected to a computer through a PCIE slot. Circuit daughter boards 410 , 420 , 430 and 440 are arranged on the circuit motherboard 400 . In one embodiment, flash memory chips 411-413, 421-423, 431-433, and 441-443 are respectively arranged on the sub-boards 410, 420, 430, and 440, so that the sub-boards 410, 420, 430, and 440 Storage devices provide storage capacity. Although in figure 2 While three flash memory chips are shown on each of the circuit sub-boards 410-440, those skilled in the art will appreciate that other numbers of flash memory chips can be placed on the circuit sub-boards 410-440, for example, on the circuit sub-boards 410-440. Flash memory chips are placed on the surface of the board ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an address mapping method for a memory device. The method comprises the following steps: receiving physical addresses for memory units from the memory units; mapping the physical addresses into a logical address; and sending the logical address to a host accessing the memory device.

Description

technical field [0001] The present invention relates to a solid storage device (Solid Storage Device, SSD), and more specifically, the present invention relates to a mapping between a logical address and a physical address of a storage device. Background technique [0002] Similar to mechanical hard drives, solid-state storage devices (SSDs) are high-capacity, non-volatile storage devices used in computer systems. Solid-state storage devices generally use flash memory (Flash) as a storage medium. High-performance solid-state storage devices are used in high-performance computers. [0003] The memory target is one or more logic units (Logic Unit) of the shared chip enable (CE, Chip Enable) signal in the NAND flash package. Each logical unit has a logical unit number (LUN, Logic Unit Number). A NAND flash memory package may include one or more dies. Typically, a logic unit corresponds to a single die. A logical unit can include multiple planes (Plane). Multiple planes wi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F12/06
Inventor 季茂林路向峰
Owner MEMBLAZE TECH BEIJING