Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Recovery Circuit for Improving Temperature Instability of Negative Bias Voltage in Digitally Controlled Oscillating Circuit

A digitally controlled oscillation and negative bias temperature technology, applied in logic circuits, electrical components, reliability improvement and modification, etc., can solve the problem of affecting circuit performance, reducing the accuracy of the output frequency of digitally controlled oscillating circuits, affecting the delay time of PMOS transistors and Service life and other issues, to achieve the effect of suppressing negative drift, enhancing performance, and high practical value

Active Publication Date: 2018-08-31
SUZHOU WULI INFORMATION TECH
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] As shown in Figure 2(a), it is a circuit diagram of a traditional digitally controlled oscillator, and Figure 2(b) and Figure 2(c) respectively represent the internal circuit structure of the inverter and the tri-state inverter in the digitally controlled oscillator circuit As shown in the figure, when the MOS tube 101, MOS tube 102, and MOS tube 103 are all gated, their sources are all connected to the high voltage VDD, and their gates are all connected to the low level 0V during normal operation. In this state, the PMOS transistor will be affected by the NBTI effect, which seriously affects the delay time and service life of the PMOS transistor, resulting in a decrease in the accuracy of the output frequency of the digitally controlled oscillation circuit and affecting circuit performance.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Recovery Circuit for Improving Temperature Instability of Negative Bias Voltage in Digitally Controlled Oscillating Circuit
  • Recovery Circuit for Improving Temperature Instability of Negative Bias Voltage in Digitally Controlled Oscillating Circuit
  • Recovery Circuit for Improving Temperature Instability of Negative Bias Voltage in Digitally Controlled Oscillating Circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0037] see image 3 As shown, a recovery circuit for improving the temperature instability of the negative bias voltage of the digital control oscillator circuit, including a digital control oscillator circuit and an NBTI effect recovery unit;

[0038] The digitally controlled oscillating circuit includes a first NAND gate ND1, 8 inverters iv1, iv2, iv3, ..., iv8, and 32 three-state gate inverters iv-1, iv-2, iv-3, ... , iv-32 and 256 tri-state inverters triv1, triv2, ..., triv256;

[0039] 8 said inverters iv1, iv2, iv3, ..., iv8 are connected in series, the output end of the eighth said inverter iv8 is connected to an input end of said first NAND gate ND1, said first NAND The output terminal of the non-gate ND1 is connected to the input terminal of the first inverter iv1 to jointly form a ring oscillation circuit;

[0040] 8 said inverters iv1, iv2, iv2, ..., iv8 are respectively connected in parallel with 32 said tri-state inverters to form a tri-state inverter array with...

Embodiment 2

[0050] see Figure 4 As shown, a recovery circuit for improving the temperature instability of the negative bias voltage of the digital control oscillator circuit, including a digital control oscillator circuit and an NBTI effect recovery unit;

[0051] The digitally controlled oscillating circuit includes a first NAND gate ND1, 8 inverters iv1, iv2, iv3, ..., iv8, and 32 three-state gate inverters iv-1, iv-2, iv-3, ... , iv-32 and 256 tri-state inverters triv1, triv2, ..., triv256;

[0052] 8 said inverters iv1, iv2, iv3, ..., iv8 are connected in series, the output end of the eighth said inverter iv8 is connected to an input end of said first NAND gate ND1, said first NAND The output terminal of the non-gate ND1 is connected to the input terminal of the first inverter iv1 to jointly form a ring oscillation circuit;

[0053] 8 said inverters iv1, iv2, iv2, ..., iv8 are respectively connected in parallel with 32 said tri-state inverters to form a tri-state inverter array wit...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a recovery circuit for improving the negative bias temperature instability of a numerically controlled oscillator circuit, comprising a numerically controlled oscillator circuit and an NBTI effect recovery unit. The numerically controlled oscillator circuit comprises a first NAND gate, eight inverters, 32 ternary gate inverters, and 256 ternary inverters. The NBTI effect recovery unit comprises a first PMOS tube, a second PMOS tube, and first and second recovery signal input terminals. Under control of two recovery control signals, the sources of two PMOS tubes in the ternary inverters are connected to low level and the gates are connected to high level, and the gate and source voltages are positively biased, so that the NBTI effect recovery speed of two PMOS tubes in the ternary inverters of the numerically controlled oscillator circuit is increased effectively, and negative drift of the threshold voltage of the PMOS tubes is restrained effectively. The performance of the circuit is strengthened on the whole, and the circuit is simple in structure, and has very high practical value and a broad market prospect.

Description

technical field [0001] The invention belongs to the field of semiconductor memory, and in particular relates to a recovery circuit for improving the temperature instability of a negative bias voltage of a digitally controlled oscillation circuit. Background technique [0002] The NBTI (negative bias temperature instability) effect occurs in PMOS devices. When the gate of the device is in a negative bias state, the saturated drain current Idsat and transconductance Gm of the device decrease continuously, and the absolute value of the threshold voltage increases continuously. [0003] According to the international technology roadmap for semiconductors (ITRS) prediction, with the continuous reduction of semiconductor process size and further refinement of semiconductor process, NBTI effect has gradually become the primary factor affecting the reliability of chip life cycle. It is generally considered that the NBTI effect is a gradual process with partial reversibility, that is...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K19/003
CPCH03K19/00384
Inventor 张建杰
Owner SUZHOU WULI INFORMATION TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products