Unlock instant, AI-driven research and patent intelligence for your innovation.

virtual gpio

一种信号、集成电路的技术,应用在通用输入/输出领域,能够解决GPIO引脚增加制造成本、限制系统级外围接口可用性、违反等问题

Active Publication Date: 2020-07-17
QUALCOMM INC
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

IPC communication requires so many GPIO pins increases manufacturing cost
Additionally, dedicating too much GPIO to IPC limits the availability of GPIO to other system-level peripheral interfaces
This problem cannot be solved by moving the IPC communication to the main data bus between the processors because doing so would violate certain corner conditions

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • virtual gpio
  • virtual gpio
  • virtual gpio

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] A virtual general purpose input / output (GPIO) architecture is provided that enables a system to use a pair of pins as if they constitute a larger number of GPIO pins. This architecture is considered virtual because it appears to the system-level application creating those virtual GPIO signals as if those virtual GPIO signals were being accommodated for input / output on regular GPIO pins. In other words, a system-on-chip (SoC) or processor with the virtual GPIO architecture disclosed herein does not experience functional differences between GPIO signals and virtual GPIO signals. However, only two pins are used to transmit and receive virtual GPIO signals that would each require their own dedicated pair of GPIO pins (if the GPIO signals are symmetrical).

[0022] The virtual GPIO architecture disclosed herein may be discussed for accommodating IPC between an application processor and a modem processor in a mobile phone or other communication device. However, it will be ap...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to virtual GIPOs. A finite state machine is provided that both serializes and deserializes virtual GPIO signals in response to cycles of an external clock. The finite state machine frames the serialized virtual GPIO signal into frames each delimited by a start bit and an end bit.

Description

[0001] The patent application for this invention is a divisional application of the invention patent application with the international application number PCT / US2013 / 065017, the international application date is October 15, 2013, the application number entering the Chinese national phase is 201380053473.1, and the name is "Virtual GIPO". . [0002] related application [0003] This application claims the benefit of US Provisional Application No. 61 / 714,118, filed October 15, 2012, the contents of which are hereby incorporated by reference in their entirety. technical field [0004] This application relates to general purpose input / output (GPIO), and more particularly to integrated circuits configured to use a pair of pins as virtual GPIO pins. Background technique [0005] General-purpose input / output (GPIO) enables IC designers to provide general-purpose pins that can be customized for specific applications. For example, GPIO pins can be programmed as output pins or outpu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/42
CPCG06F13/4273G06F13/4282Y02D10/00G06F3/00G06F9/45558G06F2009/45579
Inventor L·米希拉M·普拉萨德
Owner QUALCOMM INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More