Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Homologous timing adaptation method, device and chip

An adaptive and timing technology, applied in the electronic field, can solve the problems of occupying PCB area, wasting PCB space, increasing costs, etc., and achieve the effects of saving occupied area, simplifying wiring complexity, and reducing costs

Active Publication Date: 2020-10-09
HUAWEI TECH CO LTD
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the winding takes up extra area on the PCB, wastes the space of the PCB, and also increases the cost of the PCB

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Homologous timing adaptation method, device and chip
  • Homologous timing adaptation method, device and chip
  • Homologous timing adaptation method, device and chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] figure 2 It is a schematic structural diagram of the homologous timing adaptive device provided in the embodiment of the present application, image 3 It is a signal flow diagram of the homologous timing adaptive device provided in the embodiment of the present application. The homologous timing adaptive device provided in the embodiment of the present application can be applied to a chip, and the chip can be used as a receiving end chip in an inter-chip communication scenario. Such as figure 2 and image 3 As shown, the homologous timing adaptive device provided in the embodiment of the present application may include: a multi-phase generator 11 , an edge detector 12 , a phase configurator 13 and a data sampler 14 .

[0039] The multiphase generator 11 is electrically connected to the edge detector 12 , the phase configurator 13 and the data sampler 14 respectively, and the phase configurator 13 is electrically connected to the edge detector 12 and the data sample...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Embodiments of the invention provide a homologous time sequence adaptive method and device, and a chip. The device comprises a multi-phase generator, an edge detector, a phase configurator, and a datasampling device, wherein the multi-phase generator is used for generating N phase clock signals of equal phase according to a clock signal, the edge detector is used for detecting a transition edge of a data signal according to the N phase clock signals configured by the phase configurator so as to determine whether the data signal has the transition edge, the phase configurator is used for determining a sampling clock signal according to two phase clock signals with phases adjacent corresponding to the transition edge when the edge detector determines that the data signal has the transitionedge, and the data sampling device is used for sampling the data signal according to the sampling clock signal determined by the phase configurator so as to acquire a first sampling signal. The homologous time sequence adaptive device provided in the invention simplifies PCB wiring, saves area occupied by the PCB, and lowers the cost.

Description

technical field [0001] The embodiments of the present application relate to the field of electronic technology, and in particular to a homologous timing adaptive method, device and chip. Background technique [0002] In the design of a printed circuit board (Printed Circuit Board, PCB), a synchronous parallel interface between chips is a main interface form of interconnection between chips, for example, a media independent interface (Media Independent Interface, MII). The synchronous parallel interface is a physical interface that can provide timing information according to the specified performance level, and realizes the transmission of clock signals and data signals between the sending end chip and the receiving end chip, so that the receiving end chip can sample the data signal according to the clock signal to obtain data. [0003] At present, the sending end chip simultaneously sends out a data signal and a clock signal through a synchronous parallel interface, and a c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03K5/135
CPCH03K5/135
Inventor 薛建林何智卢艳东
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com