Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A PCIE bus speed measurement system and method based on Shenwei platform

A bus and platform technology, applied in the field of PCIE bus speed measurement system based on Shenwei platform, to achieve the effect of outstanding substantive characteristics, convenient use and easy implementation

Active Publication Date: 2021-02-02
SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] At present, in the independent fields such as domestically produced computers, especially on the Shenwei platform, there is no relevant PCIE bus speed measurement method.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A PCIE bus speed measurement system and method based on Shenwei platform
  • A PCIE bus speed measurement system and method based on Shenwei platform
  • A PCIE bus speed measurement system and method based on Shenwei platform

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0046] see figure 1 . figure 1 It is a specific implementation of the PCIE bus speed measurement system based on the Shenwei platform in the present invention. In this embodiment, the PCIE bus speed measurement system based on the Shenwei platform includes the PCIE bus 5 to be tested, the Shenwei platform 1 and the test data for receiving the Shenwei platform 1 and for recording and feeding back the current test. The FPGA speed measuring plate card 4 of the used time length t of data transmission; Described test data has specific size; The PCIE bus line of Shen Wei platform processor 2 is connected with PCIE expansion module 3, and PCIE expansion module 3 passes through to-be-tested PCIE bus line 5 and The FPGA speed measuring board 4 is connected; the Shenwei platform 1 is equipped with a speed measuring software unit 6 for cooperating with the FPGA speed measuring board 4 for detecting the transmission rate of the above-mentioned PCIE bus 5 to be tested.

[0047] In this emb...

specific Embodiment approach 2

[0073] see image 3 . image 3 It is another specific implementation of the PCIE bus speed measurement system based on the Shenwei platform of the present invention. Compared with the above-mentioned specific embodiment 1, this embodiment 2 is different in that the PCIE bus speed measurement system based on the Shenwei platform, its speed measurement software unit 6 also includes a test number of times setting module, which is the same as the described number of tests setting module The test result analysis and processing modules are connected to each other, and are used to set the detection times of the above-mentioned PCIE bus 5 transmission rate test to be tested. In addition, in this embodiment 2, this PCIE bus speed measurement system based on the Shenwei platform, the test result analysis processing module of its speed measurement software unit 6, is also used for when the number of detections input by the test times setting module is greater than 1, call The test data...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a PCIE bus speed measurement system and method based on the Shenwei platform, including the PCIE bus to be tested, the Shenwei platform, and the test data used for receiving the Shenwei platform and for recording and feeding back the current test data transmission. An FPGA speed measurement board with a time length t; the PCIE bus of the Shenwei platform processor is connected to a PCIE expansion module, and the PCIE expansion module is connected to the FPGA speed measurement board through the PCIE bus to be tested; the Shenwei platform has a built-in device for speed measurement with the FPGA. The board is used together with a speed measurement software unit for detecting the transmission rate of the PCIE bus to be tested. The invention is used to detect the transmission rate of the PCIE bus, realizes the speed measurement of the PCIE bus based on the Shenwei platform, and makes up for the gap in the independent fields such as localized computers, especially on the Shenwei platform to realize the speed measurement of the PCIE bus.

Description

technical field [0001] The invention relates to the field of PCIE bus transmission rate testing, in particular to a PCIE bus speed measuring system and method based on the Shenwei platform. Background technique [0002] The PCIE bus is a common bus specification and an essential bus transmission interface in current computer systems. It uses a serial interconnection method to transmit data in the form of point-to-point, so as to ensure that each device can enjoy a separate bandwidth, and has been widely used in industrial equipment, automation, vehicle, airborne and other fields. [0003] Shenwei processor is a processor series developed by Jiangnan Computing Institute with completely independent intellectual property rights. It adopts the Alpha architecture and is based on an independent instruction set. [0004] At present, in the independent fields such as domestically produced computers, especially on the Shenwei platform, there is no relevant PCIE bus speed measurement...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/40
CPCG06F13/4068G06F2213/0026
Inventor 赵瑞东陈亮甫吴登勇李童
Owner SHANDONG CHAOYUE DATA CONTROL ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com