Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A parallel automated verification method for a processor instruction set

An automatic verification and processor instruction technology, applied in the direction of concurrent instruction execution, machine execution device, etc., can solve the problems of few operable methods and no instruction verification method, and achieve high reusability

Active Publication Date: 2019-01-11
XIAN MICROELECTRONICS TECH INST
View PDF9 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, there are few domestic and foreign verification documents on digital integrated circuit processors, and there are relatively few known verification technologies and practical methods. Form an automated instruction verification method

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A parallel automated verification method for a processor instruction set
  • A parallel automated verification method for a processor instruction set
  • A parallel automated verification method for a processor instruction set

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Below in conjunction with accompanying drawing, the present invention is described in further detail:

[0035] Aiming at the problem of huge processor verification space, the proposed processor instruction verification method can automatically generate a large number of single and cross instruction verification cases; it can truly simulate the operation of the processor, automatically identify instructions, and automatically generate expected results , which solves the problems of difficult control and query of the destination address of the jump instruction, and the expected result cannot be automatically calculated; it can also realize batch parallel simulation and automatic inspection of simulation results, and generate result log files at the same time, which is convenient for quick location and analysis of problems, and improves verification. Simulation coverage and efficiency.

[0036] In the most ideal situation, the method can traverse each instruction, each reg...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a parallel automatic verification method for a processor instruction set. Firstly, an instruction verification use case is automatically generated. Then the validation case issimulated on RTL circuit and the simulation results are monitored. At the same time, the verification case obtained in the step 1 is processed by the processor reference model to calculate the expected result; finally, the format consistency between the simulation results and the expected results is processed, and then the results are compared. When the two results are consistent, the simulation results are correct. When the two results are inconsistent, the simulation results are incorrect and an error log is generated. The method of the invention can carry out efficient, comprehensive and accurate instruction simulation verification in a limited time, so as to ensure the correctness of the chip function.

Description

technical field [0001] The invention belongs to the verification field of digital integrated circuit processors, in particular to a parallel automatic verification method for processor instruction sets. Background technique [0002] With the continuous expansion of the scale of digital integrated circuits, the functions of chip integration are becoming more and more complex, and the number of supported instructions is increasing. The verification of digital integrated circuit instructions has become an important factor restricting the development of chip verification. Verification Because the verification space is very large, there is no automatic method for checking the verification results, and it is difficult to calculate the expected results of control and floating-point instructions. Therefore, the verification of instructions has become a difficult problem in the verification of current digital integrated circuits. In order to ensure the correctness of processor functi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
CPCG06F9/3867
Inventor 张辉孙健王璟琛刘明王宇飞
Owner XIAN MICROELECTRONICS TECH INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com