Exception and interruption processing system and method based on RISC-V architecture

A RISC-V, exception handling technology, applied in the direction of response errors, etc., can solve problems such as the system cannot be recovered, and achieve the effect of speeding up the response speed
CN109933451AActive Publication Date: 2019-06-25AMOLOGIC (SHANGHAI) CO LTD
4 Cites 4 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
AMOLOGIC (SHANGHAI) CO LTD
Publication Date
2019-06-25

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention relates to the technical field of low-power-consumption kernel interrupt processing, in particular to an exception and interruption processing system and method based on an RISC-V architecture. The exception and interruption processing system comprises a mode register, an exception vector base address register, a state register, an exception cause register, an exception return address register, an interruption vector base address register, an interruption state register and an interruption return address register. Beneficial effects are as follows: the feed additive is A mode register is added in a kernel of a processor, and the interrupt vector base address register, the interrupt state register and the interrupt return address register are used for separately processing theinterrupt processing mode and the exception processing mode of the processor, so that a program of the processor can exit from the exception processing mode and the interrupt processing mode when theexception nesting interrupt exists, and the system can recover when the exception nesting interrupt exists.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of low-power-consumption kernel interrupt processing, in particular to an exception and interrupt processing system and method based on RISC-V architecture. Background technique

[0002] Interrupt mechanism (Interrupt), that is, the processor core is suddenly interrupted by other requests in the process of sequentially executing the program instruction flow and suspends the execution of the current program, and turns to process other things. After it finishes processing other things, then Return to the point where the previous program was interrupted and continue to execute the previous program instruction flow. Among them, the "other request" that interrupts the processor's execution of the program instruction flow is called an interrupt request (Interrupt Request), and the source of the interrupt request is called an interrupt source (Interrupt Source). Usually, the interrupt source is mainly from periphe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More