Clock phase discrimination method and device

Abstract

The invention provides a clock phase discrimination method and device, and the method comprises the steps: generating a plurality of output clocks, determining a target output clock with the smallestphase deviation value with a reference clock from the plurality of output clocks, and recording a first deviation value between the target output clock and a to-be-discriminated phase clock; in two adjacent clock periods, sampling the target output clock according to the reference clock, and determining whether the target output clock is aligned with the reference clock or not according to a sampling result; if the target output clock is not aligned with the reference clock, adjusting the phase of the target output clock according to a preset phase value, sampling and judging again until it isdetermined that the target output clock is aligned with the reference clock, and recording a second deviation value between the adjusted target output clock and the target output clock; and if so, compensating the to-be-discriminated phase clock according to the first deviation value and the second deviation value. By applying the embodiment of the invention, the phase discrimination precision can be improved.

Description

technical field [0001] The invention relates to the technical field of network communication, in particular to a clock phase detection method and device. Background technique [0002] Clock phase detection is mainly to identify the phase relationship between two clocks of the same source and frequency. This technology is widely used in various fields. [0003] In the communication network, many services depend on the time synchronization of the entire network, especially as the network is evolving to 5G. The bearer network needs to have functions such as large bandwidth, low latency, high-precision time synchronization, and flexible networking. Among them, ultra-high-precision time synchronization requires that the synchronization accuracy of a single device node be within 5 ns. [0004] During the processing of the 1588 time synchronization protocol, it is necessary to record the time stamp of the PTP (Precision Time Protocol, high-precision time synchronization protocol) ...

AI Technical Summary

Problems solved by technology

[0006] The invention provides a clock phase identification method and device to solve the problem in the prior art that clock phase identification needs to use a dedicated phase identification chip

Images