Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

4 results about "Phase relationship" patented technology

Command clock structure

Methods, systems, and devices for command clock structure are described. A memory device may receive a command to determine a relationship (e.g., a phase relationship) between an external clock and an internally generated clock. In some examples, the memory device may execute the command and may report (e.g., to a host device) whether the command is successfully or unsuccessfully executed. The memory device may report the successful or unsuccessful execution of the command by driving one or more pins to a first value or a second value.
Owner:MICRON TECHNOLOGY INC

High-resolution signal calibration circuit

The invention relates to a high-resolution signal calibration circuit, the circuit generates a first periodic signal and a second periodic signal representing a clock signal according to the clock signal, a phase difference detection unit is used for determining the phase difference between the first periodic signal and the second periodic signal, and when a clock period is not reached, the stage number of a calibration delay chain is adjusted, and the calibration time is adjusted. When the phase relation represents that the phase difference is the clock period, the period delay series corresponding to the clock period can be obtained, the period delay series is the actual delay unit series corresponding to each clock period in the current environment, and an accurate numerical value is obtained; actual delay characteristics of the delay unit can be measured in real time through a calibration mechanism, and picosecond-level time delay control can be realized in combination with a multi-level delay chain structure; and a closed-loop calibration mechanism based on an actual clock period is adopted, so that delay errors caused by process deviation, power supply fluctuation, temperature change and the like can be automatically calibrated, and the accuracy of high-resolution signal delay is improved.
Owner:SHENZHEN SHUMA ELECTRONICS TECH

VSG-based energy storage coordinated controller end damping control method and device

The present application relates to a VSG-based energy storage coordinated controller end damping control method and device, in the energy storage coordinated controller, the phase relationship of the damping control quantity and the power grid oscillation frequency is analyzed, the quantitative relationship model of the virtual rotational inertia and the damping coefficient is constructed when the phase delay is combined to make the damping power produce reverse damping effect on the oscillation component of the oscillation frequency to be suppressed; the amplitude-frequency characteristic of the small signal increment of the damping control quantity is analyzed, the calculation model of the virtual rotational inertia and the damping coefficient is obtained combined with the target damping strength and the quantitative relationship model; the energy storage coordinated controller detects the damping oscillation frequency in real time, obtains the current damping control quantity as the damping power instruction combined with the calculation model, and issues it to the grid-connected energy storage converter. The present application realizes the fast and accurate damping suppression of the power grid frequency oscillation at the coordinated controller level, and improves the transient stability of the power system containing a high proportion of new energy.
Owner:JIANGSU WISCOM TECHNOLOGY CO LTD

Command clock structure

Methods, systems, and devices for command clock structure are described. A memory device may receive a command to determine a relationship (e.g., a phase relationship) between an external clock and an internally generated clock. In some examples, the memory device may execute the command and may report (e.g., to a host device) whether the command is successfully or unsuccessfully executed. The memory device may report the successful or unsuccessful execution of the command by driving one or more pins to a first value or a second value.
Owner:MICRON TECHNOLOGY INC