Verification environment control method and device, platform, equipment and storage medium

A technology for verifying the environment and control devices, applied in hardware monitoring, instruments, electrical digital data processing, etc., can solve problems such as waste, affecting verification efficiency, and inability to quickly reproduce, and achieve the effect of reducing time loss and speeding up iterations

Pending Publication Date: 2021-08-27
HYGON INFORMATION TECH CO LTD
View PDF8 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, if the simulation operation of the traditional verification environment encounters a hang-up situation, the simulation can only be stopped when the simulation time reaches the TIMEOUT time parameter value, and the period from the encounter of the simulation hang-up to the stop of the simulation is wasted. wasted
An

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification environment control method and device, platform, equipment and storage medium
  • Verification environment control method and device, platform, equipment and storage medium
  • Verification environment control method and device, platform, equipment and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0035] The technical solution in the present application embodiment will be described below in conjunction with the drawings in the present application embodiment. In the description of the present application, the term "first", "second" or the like is only used to distinguish the description, and cannot be understood as an indication or implied relative importance.

[0036] like figure 1 As shown, this embodiment provides an electronic device 1, including: at least one processor 11 and a memory 12, figure 1Taking a processor as an example. The processor 11 and the memory 12 are connected via a bus 10. The memory 12 stores instructions performed by the processor 11, and the instruction is executed by the processor 11 to enable the electronic device 1 to perform all or part of the method in the method described below to troubleshoot the simulation of the verification environment. And control.

[0037] In an embodiment, the electronic device 1 can be a device such as a mobile phone,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a verification environment control method and device, a platform, equipment and a storage medium. The method comprises the following steps of acquiring running state information of an execution module in a verification environment, according to the running state information, judging whether running of the verification environment has a fault or not, and when the running of the verification environment has a fault, controlling the verification environment to stop running. According to the method and the device, the verification environment simulation hanging can be quickly alarmed, and the simulation is stopped, so that the time loss during simulation hanging operation is greatly reduced, and the iteration of chip verification is accelerated.

Description

technical field [0001] The present application relates to the technical field of chip verification, in particular, to a verification environment control method, device, platform, equipment and storage medium. Background technique [0002] Chip verification is to use the corresponding verification language, verification tools, and verification methods to verify whether the chip design meets the required specifications defined by the chip before chip production, whether the risk has been completely released, and all defects have been found and corrected. [0003] With the rapid development of the integrated circuit industry, the scale and complexity of chips are increasing, and at the same time, the scale and complexity of the verification environment are also greatly increasing. During the running of the verification environment simulation, due to the deadlock or competition inside the chip design, or the possible existence of infinite loops and invalid waits in the verificat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/34
CPCG06F11/3457G06F11/3466
Inventor 张良尚铮刘世鹏
Owner HYGON INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap