High & inductor with faraday shield and dielectric well buried in substrate
An integrated circuit and inductor technology, which is applied in the design and structure of high-quality factor inductors, can solve the problems of Q increase, parasitic capacitance increase and spiral inductance, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0032] If the FEOL (front-end-of-line) processing, i.e., the silicon substrate and active devices shown in Figure 2A is preferably done first, it can be used to fill the wells in the structure for the back-end-of-line (BEOL) The material can have a wider range of choices. In this way, the well structure does not need to risk exposure to subsequent processing steps which may equal or exceed 400°C. Then, to coat with for example SiO 2 、Si 3 N 4 , or BPSG (boron-phosphorous doped silicate glass) passivation / insulation layer FEOL silicon substrate as the basis, patterning the well corresponding to the area slightly larger than the area where the inductor is to be formed and directly below it. Using, for example, reactive ion etching (RIE), or wet etching with solutions such as TMAH (tetramethylammonium hydroxide), KOH (potassium hydroxide), EDP (ethylenediaminepyrochatechol (ethylenediamine catechol)), or using Other etchant selected for the particular substrate composition et...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 