Phase detector

A phase detector and latch technology, applied in the direction of electrical components, automatic power control, etc., can solve the problems of phase-locked loop clock recovery system unable to lock, phase error signal divergence, etc.

Active Publication Date: 2007-02-21
VIA TECH INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] In view of this, the purpose of the present invention is to provide a phase detector, which can effectively solve the problem that the traditional phase detector causes the phase error signal to diverge so that the phase-locked loop clock recovery system cannot be locked

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Phase detector
  • Phase detector
  • Phase detector

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0048] Please refer to Figure 7 , Figure 7 A circuit block diagram of the phase detector of the first embodiment of the present invention is shown. The phase detector 700 of the present invention includes a first latch 702, a second latch 704, a third latch 706, a fourth latch 708, a fifth latch 710, and a sixth latch 712 , a first logic gate, a first SR-type latch 720 , a second SR-type latch 722 , a third SR-type latch 724 and a fourth SR-type latch 726 . Among them, the first, second and third latches 702, 704 and 706, the first logic gate 730 and the first SR type latch 720 are combined into a first rising signal generating circuit, which receives the data signal DT' and the clock The signal CLK' generates the first rising signal UP1'. The first to fourth latches 702 to 708 and the second SR type latch 722 are combined to form a first falling signal generating circuit, which also receives the data signal DT' and the clock signal CLK' to generate the first falling sign...

Embodiment 2

[0061] Please refer to Figure 10 , Figure 10 A circuit block diagram of a phase detector of a second embodiment of the present invention is shown. Different from the phase detector 700 of the first embodiment, the first rising signal generating circuit of the phase detector 1000 of the second embodiment also has a compensation circuit, which includes a seventh latch 1002, an eighth latch register 1004, an OR logic gate 1008 and a second logic gate. The second logic gate is AND logic gate 1006 .

[0062] The seventh latch 1002 has a seventh input terminal D7 for receiving the data signal DT', and is enabled by the high level portion of the clock signal CLK'. The eighth latch 1004 has an eighth input terminal D8 for receiving the output signal of the seventh latch 1002, and is enabled by the low level part of the clock signal CLK'. The AND logic gate 1006 is used for performing an AND logic operation on the output signal of the eighth latch 1004 and the inverted signal of ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A phase detector is used to detect the phase difference between a data signal and a clock signal, and to export a first rising signal whose pulse width is between 1 / 2 times to 3 / 2 times of clock signal cycle, a first down signal having the same cycle as the clock signal, a second down signal and a second rising signal to a charging pump.

Description

technical field [0001] The present invention relates to a phase detector (Phase Detector), in particular to a phase detector used in a phase-locked loop clock recovery system (Phase-locked Loop Clock Recovery System). Background technique [0002] For general synchronous transmission of digital signals, data signals are transmitted from a transmitting unit to a receiving unit at a fixed rate. Usually, the receiver uses a phase-locked loop clock recovery system to detect the phase difference between the received data signal and the clock signal of the receiver, and adjust the phase and frequency of the clock signal of the receiver. In this way, the clock signal at the receiving end will have the same phase and the same frequency as the received data signal, which is beneficial for the receiving end to sample and demodulate the data signal. [0003] Please refer to figure 1 , figure 1 A block diagram of a conventional phase locked loop clock recovery system is shown. The c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H03L7/085
Inventor 蔡乙仲
Owner VIA TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products