A forward correcting decoding device and control method

A forward error correction decoding and control method technology, applied in the field of forward error correction decoding device and control, can solve the problem that the decoding part cannot realize real-time decoding and the like

Inactive Publication Date: 2007-05-23
HUAWEI TECH CO LTD
View PDF0 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0016] The present invention provides a forward error correction decoding device and control method to solve the problem that when the existing forward error correction error control method is actually applied, the decoding part is limited by the bandwidth and cannot realize real-time decoding

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A forward correcting decoding device and control method
  • A forward correcting decoding device and control method
  • A forward correcting decoding device and control method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0060] When 16-bit wide downlink frame data realizes real-time FEC decoding, the structure of the decoding device provided by the present invention is shown in Figure 5, including:

[0061] The first FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_0, FEC decoding module FEC_CORE_0 and output buffer module FEC_BUF_0;

[0062] The second FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_1, FEC decoding module FEC_CORE_1 and output buffer module FEC_BUF_1;

[0063] The third FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_2, FEC decoding module FEC_CORE_2 and output buffer module FEC_BUF_2;

[0064] The frame data segmentation module FEC_IN is connected to the input end of each input buffer module CW_BUF;

[0065] The frame data reassembly module FEC_OUT is connected to the output end of each output buffer module FEC_BUF;

[0066] The first delay module FP_DELAY is...

Embodiment 2

[0097] When 8-bit wide downlink frame data realizes real-time FEC decoding, the structure of the decoding device provided by the present invention is shown in Figure 7, including:

[0098] The first FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_0, FEC decoding module FEC_CORE_0 and output buffer module FEC_BUF_0;

[0099] The second FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_1, FEC decoding module FEC_CORE_1 and output buffer module FEC_BUF_1;

[0100] The frame data segmentation module FEC_IN is connected to the input end of each input buffer module CW_BUF;

[0101] The frame data reassembly module FEC_OUT is connected to the output end of each output buffer module FEC_BUF;

[0102] The first delay module FP_DELAY is connected between FEC_IN and FEC_OUT;

[0103] The second delay module NUM_RESIDUE_DELAY is connected between CW_BUF_1 and FEC_OUT.

[0104] Similarly, the working mode of the...

Embodiment 3

[0110] When 32-bit wide downlink frame data realizes real-time FEC decoding, the structure of the decoding device provided by the present invention is shown in Figure 9, and a total of five decoding circuits are required to work together. The decoding device specifically includes:

[0111] The first FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_0, FEC decoding module FEC_CORE_0 and output buffer module FEC_BUF_0;

[0112] The second FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_1, FEC decoding module FEC_CORE_1 and output buffer module FEC_BUF_1;

[0113] The third FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_2, FEC decoding module FEC_CORE_2 and output buffer module FEC_BUF_2;

[0114] A fourth FEC decoding circuit, which includes sequentially connected input buffer module CW_BUF_3, FEC decoding module FEC_CORE_3 and output buffer module FEC_BUF_3;

[0...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a forward correcting decoder and relative control method, wherein said device comprises forward correct FEC decode circuit, frame data divide module and frame data recombine module; the FEC decode circuit has at least two parallel paths; the frame data divide module receives the frame data transmitted via FEC code method, and divides each frame data via word length sequence; feeds divided data sections into each FEC decode circuit and decodes; the frame data recombine module recombines frame data. The invention can avoid bandwidth limit, in GPON network, to send and decode descending data continuously.

Description

technical field [0001] The invention relates to signal transmission technology, in particular to a forward error correction decoding device and a control method. Background technique [0002] In order to ensure that the signal is transmitted in the channel to avoid the interference of the noise source on the content of the transmitted signal, the communication transmission system usually adopts an error control mechanism. The source and the sink are respectively the sending end and the receiving end of the signal in the communication system. The purpose is to allow the signal to be transmitted from the source to the destination without errors. As shown in Figure 1, the source needs to undergo source coding after generating the signal S, and the sink needs to perform source decoding on the signal before receiving the signal. These two are completely reversed processes. The encoding / decoding of the information source mainly completes the encryption of the signal or other form...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04B7/005H04L1/00
Inventor 潘文王万万熊焰
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap