System and method for reducing skew in complementary signals that can be used to synchronously clock a double data rate output

Abstract

A circuit, system, and method are provided for generating edge-aligned, complementary output signals from complementary input signals. The output and input signals can, according to one example, be clock signals. The circuit, system, and method can use the rising edges of the complementary pair of input signals to trigger transitions on the complementary pair of output signals. More specifically, the rising edge of a true input clock signal will trigger the rising edge of the true output clock signal and the falling edge of the inverted output clock signal. A rising edge of the inverted input clock signal will trigger the falling edge of the true output clock signal, and the rising edge of the inverted output clock signal. Moreover, the circuit, system, and method ensures that at any time only one transition occurs on the active inputs of a final logic stage of the clock generation circuit. Also, the circuit, system, and method support double data rate (DDR) data and echo clock generation, where the echo clock transitions in sync with the DDR output.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine

Login to View More

AI Technical Summary

Benefits of technology

The problem addressed by this patent is how to reduce issues like clock skew, jitter, and noise when placing complementary signals (such as clock signals) into electronic systems. By adjusting these signals regularly, they create better quality outputs with minimal delays between transition times. This results in an improvement in overall performance for the system.

Problems solved by technology

This patent discusses how electronic devices use clock signals to ensure they function properly. However, sometimes these signals can become distorted which causes delays in the device's operation. The technical problem addressed in this patent is reducing clock skew (the variation in cycle times) and jitter (unpredictable variations in signal quality) in complementary clock signals used in electronic devices to improve their overall performance and consistency.

Images