Dynamic buffer memory management ATM switching arrangement and switching method thereof
A technology of dynamic caching and switching devices, applied in the field of ATM, can solve problems such as ATM switching logic congestion, and achieve the effect of solving cell queue head congestion
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0029] As shown in Figure 2, in the present embodiment, ATM switching logic at first uses the sending UTOPIA port of all external equipment as the input of oneself, promptly receives UTOPIA interface 21; And receives the UTOPIA port of all external equipment as self output, promptly sends UTOPIA Interface 22. In this way, the full switching function of ATM logic can be completed by sharing one switching channel.
[0030] Secondly, a module for dynamic buffer management is added behind the receiving asynchronous FIFO module 1, including an idle queue module 7, a cell header + idle pointer module 8, and a receiving cell DPRAM buffer module 9. in:
[0031] The idle queue module 7 is used to store the idle cell address pointer, to indicate which or which storage addresses of the receiving cell DPRAM cache module 9 are currently idle;
[0032] Cell header + idle pointer module 8 holds the figure 1 The function of the cell header queue module 3 in the cell header is used to store...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 