Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multiple-core multi-CPU threading dispatch execution method based on hardware resource

A central processing unit and hardware resource technology, applied in the field of thread allocation, can solve problems such as resource conflicts, improve test efficiency and avoid resource competition

Active Publication Date: 2009-03-11
ZHIGU HLDG
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The technical problem to be solved by the present invention is to provide a method for allocating threads of multi-core multi-central processing units based on hardware resources, so as to solve the problem of potential resource conflicts in the parallel processing of the hardware layer of multi-core multi-central processing units. Pressure on the processor to avoid idling or idling individual execution cores

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiple-core multi-CPU threading dispatch execution method based on hardware resource
  • Multiple-core multi-CPU threading dispatch execution method based on hardware resource
  • Multiple-core multi-CPU threading dispatch execution method based on hardware resource

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Hereinafter, the preferred embodiments of the present invention will be described in detail with reference to the drawings.

[0027] Please refer first figure 1 versus figure 2 The prior art multi-thread allocation method is described. figure 1 It is an embodiment of the prior art to execute a thread grouping chart when hardware devices are not considered; and figure 2 This embodiment of the prior art is a schematic diagram of the execution of the thread call to the hardware layer when the hardware device is not considered.

[0028] Such as figure 1 As shown, according to an existing thread scheduling allocation mechanism, that is, the thread grouping chart 10 obtained after allocation without considering the hardware device is divided into four groups, among which the threads corresponding to different groups There is no software layer resource competition between. figure 2 Shows the execution of thread scheduling to the hardware layer without considering the hardwar...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The utility model discloses a thread distribution method based on hardware resources for multi-core and multi-CPUs, which is used for the multi-thread calling of the hardware on the mainboard. Firstly, the corresponding relationship list between the executing terms and the hardware resources is constructed and then the thread is divided into a plurality of groups according to the corresponding relationship list between the executing terms and the hardware resources, finally, the thread groups are appointed to the single executive core of the multi-core CPUs to equally distribute the thread calling of the multi-core CPUs.

Description

Technical field [0001] The present invention relates to a thread scheduling processing method, in particular to a thread (Thread) allocation method proposed for the operation of each hardware device on a motherboard in a multi-core multi-central processing unit (CPU) environment . Background technique [0002] The multi-core central processing unit integrates two or more processor cores on the substrate of a single central processing unit, and is a new generation computer central processing unit mainly for professional users or home multimedia users. Moreover, with the development of science and technology, a multi-core multi-CPU system with two or more multi-core CPUs has appeared. Since the multi-core central processing unit divides a task into several smaller parts and is processed by multiple processor cores at the same time, it makes full use of all the executable units in multiple cores, so that the threads of the executable units are scheduled in parallel carried out. Ther...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/46
Inventor 段秋月陈镇陈玄同刘文涵
Owner ZHIGU HLDG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com