Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Method for planarizing semiconductor structures

A semiconductor and planarization technology, used in semiconductor/solid-state device manufacturing, semiconductor/solid-state device testing/measurement, electrical components, etc., can solve problems such as reducing the grinding rate, and achieve the effect of reducing the step height difference

Active Publication Date: 2010-01-06
TAIWAN SEMICON MFG CO LTD
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although HSS can be used as a slurry to remove most of the silicon oxide layer, the grinding rate of HSS will gradually decrease, especially in areas with higher trench density on the semiconductor substrate, which will result in high trench density areas and low density areas. The interval forms a step height difference, while divots are formed on the semiconductor substrate

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for planarizing semiconductor structures
  • Method for planarizing semiconductor structures
  • Method for planarizing semiconductor structures

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] In order to make the above and other objects, features, and advantages of the present invention more obvious and understandable, a preferred embodiment, together with accompanying drawings, is described in detail as follows:

[0019] Figure 1A to Figure 1F Shows a cross-sectional view of the planarization process of the present invention. The method for planarizing a semiconductor structure of the present invention takes the formation of a shallow trench insulation structure (STI) as an example, but it can also be applied to the surface of various other semiconductor structures.

[0020] Figure 1A A cross-sectional view 102 showing the semiconductor structure includes a first dielectric layer 114 deposited on a semiconductor substrate 116. The first dielectric layer 114 can also be regarded as a barrier layer patterned by lithography technology, and has a plurality of openings for forming the shallow trench insulation structure. In this embodiment, the first dielectric lay...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

A method for planarizing a semiconductor structure is disclosed. A semiconductor substrate having a first area and a second area in a second pattern density lower than the first pattern density, is provided. A first dielectric layer is formed above the semiconductor for covering the trenches in the first and second areas. A first chemical mechanical polishing is performed on the first dielectric layer using a predetermined type of slurry for reducing a thickness thereof. The first dielectric layer is then rinsed. A second chemical mechanical polishing is performed on the first dielectric layer using the predetermined type of slurry for further removing the first dielectric layer outside the trenches, thereby reducing a step height variation between surfaces of the first and second areas. Said method in the present can reduce a step height variation between high pattern density area and low pattern density area.

Description

Technical field [0001] The present invention relates to a semiconductor manufacturing process technology, and particularly relates to a method for planarizing a semiconductor structure. Background technique [0002] Chemical mechanical polishing is a process technology used to planarize semiconductor structures. Highly selective polishing slurry (HSS) is often used in the process to polish specific materials. For example, when forming a shallow trench insulation (STI) structure, HSS is often used as a slurry for a chemical mechanical polishing process. Generally speaking, the formation of a shallow trench insulation structure includes a series of process steps, including forming a silicon nitride layer with multiple openings on a semiconductor substrate; using the silicon nitride layer as a mask, etching through the openings, A plurality of trenches are formed on the substrate; a silicon oxide layer is deposited in the trenches and on the silicon nitride layer; then a chemical m...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/3105H01L21/762
CPCH01L22/20H01L21/31053
Inventor 陈盈淙卢永诚吴振诚陈笔聪
Owner TAIWAN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products