Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

RTOS power optimization method based on discrete Hopfield neural network

A technology of neural network algorithm and optimization method, which is applied in the field of RTOS power consumption optimization based on discrete Hopfield neural network, and can solve problems such as insufficient RTOS-Power division

Inactive Publication Date: 2007-08-15
SICHUAN UNIV
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Compared with general RTOS, because SoC-RTOS has different characteristics and application requirements, it has different function sets and software / hardware implementation requirements, resulting in the existence of RTOS-Power division and general embedded system and SoC division. There is a relatively big difference. The past software / hardware division methods are not sufficient for RTOS-Power division in many aspects, such as RTOS-Power power consumption modeling and estimation, power consumption constraints and refinement of target parameters, power consumption optimization solution Algorithm design, partition result evaluation, system structure and other issues

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • RTOS power optimization method based on discrete Hopfield neural network
  • RTOS power optimization method based on discrete Hopfield neural network
  • RTOS power optimization method based on discrete Hopfield neural network

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] The idea of ​​the present invention will be further described in detail below in conjunction with the accompanying drawings.

[0031] Fig. 1 is a schematic diagram of the RTOS-Power division problem model of the present invention

[0032] Definition 1 (k-way division). For a given G=(V,E), k-way partitioning is to find the set of clusters P={p 1 ,p 2 ,...,p k},satisfy:

[0033] p i ⊆ V , 1 ≤ i ≤ k ∪ i = 1 k p i = ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

This invention relates to one RTOS consumption optimization method based on discrete Hopfield neural network, which comprises the following steps: by use of pattern description method to divide the RTOS consumption relative soft and hardware into one detail combination optimization problem to introduce one new module of RTOS consumption division problem; then according to the division property re-defining discrete Hopfield neural network element, energy function, operation equation parameters to use the neural network as RTOS consumption division optimization to realize the function division to reduce RTOS power consumption.

Description

Technical field [0001] The invention relates to the technical field of SoC power consumption optimization and neural network algorithms, in particular to an RTOS power consumption optimization method based on a discrete Hopfield neural network. Background technique [0002] With the continuous development of the global energy crisis, the power consumption of a large number of embedded systems has attracted people's attention day by day. As a new form of embedded system, SoC (System-on-a-Chip system or system chip) basically realizes the software / hardware functions of a complete computer system in a single IC (Integrated Chip integrated circuit chip). Compared with traditional embedded systems, SoC has many obvious advantages, such as small size, low power consumption, high reliability, and higher cost performance, etc. The disadvantages are increased complexity, high design costs, and long development cycles, which completely change the The overall design framework of the p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50G06F1/32G06N3/02
Inventor 郭兵沈艳
Owner SICHUAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products