Simulator and method for bus arbitraction

A bus arbitration and simulation device technology, applied in the direction of instruments, electrical digital data processing, etc., can solve problems such as inability to accurately simulate SOC systems
CN101075220AInactive Publication Date: 2007-11-21VIMICRO CORP
0 Cites 14 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Current Assignee / Owner
VIMICRO CORP
Publication Date
2007-11-21
Estimated Expiration
Not applicable Β· inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

An simulation device of bus arbitration is prepared as adding a bus arbitrator in simulation model of ARMulator to let operation of access bus on all bus master units including ARM Core pass arbitration of said bus arbitrator first, enabling to make access on bus slave unit and to obtain required return-back value only after bus is obtained.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a bus arbitration simulation algorithm, in particular to an AMBA bus arbitration simulation algorithm based on an ARMulator simulation platform. technical background

[0002] A complex SOC chip system takes the system bus as the core, and all devices, including the CPU, participate in the competition for bus resources. At this time, in order to effectively manage the bandwidth of the system bus, and effectively enable each bus master to access the bus in an orderly manner, so as to optimize the performance of the entire system, a bus arbiter must be provided.

[0003] With ARM as the core chip, there is a system bus in the chip. Some are the bus specifications defined by each SOC manufacturer, and more directly use the AMBA bus of ARM Company.

[0004] However, the existing ARMulator simulation model based on the AMBA bus, if you want to simulate a bus master like DMA that can independently access the slave device, according ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More