Simulator and method for bus arbitraction

A bus arbitration and simulation device technology, applied in the direction of instruments, electrical digital data processing, etc., can solve problems such as inability to accurately simulate SOC systems

Inactive Publication Date: 2007-11-21
VIMICRO CORP
View PDF0 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the ARMulator simulation model cannot accurately simulate a SOC system with multiple bus masters. Therefore, there is an ur

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Simulator and method for bus arbitraction
  • Simulator and method for bus arbitraction
  • Simulator and method for bus arbitraction

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] Please refer to shown in Fig. 2, the present invention provides a kind of bus arbitration simulation device 100, and it comprises ARMCore core module 10, system bus, bus master such as DMA, bus arbitration module 40 and bus slave module such as memory interface module 20. As shown in the figure, one end of all bus masters and ARM Core is connected to the bus arbiter module 40, and the other end is connected to the bus. They may access the bus arbiter and operate the bus at any time. One end of all bus slave modules is connected to the bus arbiter 40 and the other end is connected to the bus, and all bus slaves will not actively access the bus arbiter. Now take a bus master 31 accessing memory as an example to specifically explain the working process of the bus arbitration simulation device of the present invention.

[0034] The specific information interaction process is as follows: please refer to as shown in Figure 3, when the bus master device needs to access the bus...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

An simulation device of bus arbitration is prepared as adding a bus arbitrator in simulation model of ARMulator to let operation of access bus on all bus master units including ARM Core pass arbitration of said bus arbitrator first, enabling to make access on bus slave unit and to obtain required return-back value only after bus is obtained.

Description

technical field [0001] The invention relates to a bus arbitration simulation algorithm, in particular to an AMBA bus arbitration simulation algorithm based on an ARMulator simulation platform. technical background [0002] A complex SOC chip system takes the system bus as the core, and all devices, including the CPU, participate in the competition for bus resources. At this time, in order to effectively manage the bandwidth of the system bus, and effectively enable each bus master to access the bus in an orderly manner, so as to optimize the performance of the entire system, a bus arbiter must be provided. [0003] With ARM as the core chip, there is a system bus in the chip. Some are the bus specifications defined by each SOC manufacturer, and more directly use the AMBA bus of ARM Company. [0004] However, the existing ARMulator simulation model based on the AMBA bus, if you want to simulate a bus master like DMA that can independently access the slave device, according ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F13/30
Inventor 李连波
Owner VIMICRO CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products