Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

General register renaming method and microprocessor possessing general register renaming

一种微处理器、重命名的技术,应用在电数字数据处理、仪器、机器执行装置等方向,能够解决重命名结构和逻辑复杂、功率和硅花费大等问题

Inactive Publication Date: 2008-10-22
INT BUSINESS MASCH CORP
View PDF0 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

All these renaming structures and logic are often very complex and expensive in terms of power and silicon

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • General register renaming method and microprocessor possessing general register renaming
  • General register renaming method and microprocessor possessing general register renaming
  • General register renaming method and microprocessor possessing general register renaming

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A unified register rename mechanism for targets of different instruction types is provided in a microprocessor. The universal rename mechanism renames destinations of different instruction types using a single rename structure. Thus, an instruction that is updating a floating point register (FPR) can be renamed along with an instruction that is updating a general purpose register (GPR) or vector multimedia extensions (VMX) instructions register (VR) using the same rename structure because the number of architected states for GPR is the same as the number of architected states for FPR and VR. Each destination tag (DTAG) is assigned to one destination. A floating point instruction may be assigned to a DTAG, and then a fixed point instruction may be assigned to the next DTAG and so forth. With a universal rename mechanism, significant silicon and power can be saved by having only one rename structure for all instruction types.

Description

General-purpose register renaming method and microprocessor with general-purpose register renaming technical field The present application generally relates to improved data processing systems and methods. More specifically, the present application relates to a general-purpose register renaming mechanism for the targets of different instruction types in a microprocessor. Background technique Register renaming is a well-known technique used in microprocessor design to improve performance by allowing instructions to be executed out of order. A program consists of instructions that operate on numeric values. Instructions must name these values ​​to distinguish them from each other. A typical instruction could be, for example: add X and Y, and put the result in Z. In this instruction, X, Y, and Z are the names of storage locations. In order to have a compact instruction encoding, most processor instruction sets have a small set of specific locations that can be named direc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/30
CPCG06F9/3838G06F9/384G06F9/3861G06F9/3857G06F9/3858
Inventor 阮融国李洪贵巴拉兰·辛哈罗伊
Owner INT BUSINESS MASCH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products