Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Bus signal analysis tool for Flash storage chip

A bus signal and memory chip technology, applied in the field of Flash memory chip bus signal analysis tools, can solve problems such as unsatisfactory, and achieve the effect of simple operation and large storage depth

Inactive Publication Date: 2012-05-02
INITIO HANGZHOU CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For the analysis of Flash memory chip bus signals using general signal test tools, it has been increasingly unable to meet such requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Bus signal analysis tool for Flash storage chip
  • Bus signal analysis tool for Flash storage chip
  • Bus signal analysis tool for Flash storage chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The application of the flash memory chip bus signal analysis tool of the present invention is very simple, as long as the flash bus signal sampling probe (eg connector, wire, probe, etc.) of the present invention is directly connected to the corresponding flash bus signal. That is to say, the present invention only needs to include two parts in practical application:

[0034] (1) The analyzed object related to the Flash memory chip.

[0035] (2) Flash bus signal analysis tool.

[0036] In order to achieve such a requirement, the Flash bus signal analysis tool must have the following five functions:

[0037] (1) Sampling the Flash bus signal of the object to be analyzed, the Flash bus signal analysis tool is connected to the Flash bus signal of the object to be analyzed through sampling probes (such as connectors, wires, probes, etc.), and according to a certain frequency ( Generally greater than twice the frequency of the Flash bus) to sample it.

[0038] (2) Analyze...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a bus signal analyzing tool of a Flash storage chip, which comprises a Flash bus signal sampling unit, a Flash bus signal analyzing unit, a Flash bus signal display unit, a Flash bus signal storage unit and a Flash erasing harmony analyzing unit, wherein the Flash bus signal sampling unit, the Flash bus signal display unit, the Flash bus signal storage unit and the Flash erasing harmony analyzing unit are respectively connected with the Flash bus signal analyzing unit, and the Flash bus signal storage unit and the Flash erasing harmony analyzing unit are respectively connected with the Flash bus signal display unit. Compared with the traditional testing tool, in the aspect of analyzing bus signals of the Flash storage chip, the invention has great progress and obvious advantages, the building and analyzing environment is very simple, the operation is simple and convenient, and the storage depth is large.

Description

technical field [0001] The invention relates to related products of Flash memory chips, in particular, to a bus signal analysis tool for Flash memory chips. Background technique [0002] Flash memory chips are widely used in various fields, such as SD cards, U disks, SSD hard drives, etc. These products related to Flash memory chips all involve Flash bus signals. Flash bus signal refers to: the collection of all control and data signals on the Flash memory chip, such as figure 1 Shown is an application model of a Flash memory chip. It can be seen from this figure that the Flash controller is connected to the Flash memory chip through a group of buses, and this group of buses is the Flash bus. Among them, IO0~IO7 are the data signal lines, and the Flash controller sends commands, addresses, data and received data to the Flash memory chip through these data signal lines; CE, Busy, ALE, CLE, WP, WE, RE are the Flash controller and Flash. Control signal lines between memory ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G11C29/00G11C29/56
Inventor 骆建军陶航陈丽娜
Owner INITIO HANGZHOU CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products