E1 channel multidirectional network bridge transmission device and method
A channel and bridge technology, applied in the field of devices that use E1 channel to transparently transmit Ethernet data, can solve problems such as inability to apply and can no longer transmit other services, and achieve the effect of convenient use
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0023] Embodiment 1: referring to accompanying drawing, a kind of E1 channel multidirectional network bridge transparent transmission device is characterized in that: it comprises: 10M / 100M Ethernet interface 1, PHY interface 2, E1 interface and control circuit 3, FPGA large-scale exchange Matrix chip 4, SDRAM memory 5, FPGA configuration chip 6, CPU7;
[0024] The 10M / 100M Ethernet interface 1 is connected to Ethernet to receive or send Ethernet data;
[0025] The PHY interface 2 is connected to the 10M / 100M Ethernet interface 1 and the FPGA large-scale switching matrix chip 4, and bidirectionally transmits Ethernet data;
[0026] Described E1 interface and control circuit 3 are provided with 4 E1 interfaces, connect described FPGA large-scale switching matrix chip, two-way transmission 4 road E1 channel data;
[0027] The FPGA large-scale switching matrix chip 4 has 4 built-in buffers, 4 buffers, and 4 sending buffers; the 4 buffers receive the E1 interface and control circ...
Embodiment 2
[0030] Embodiment 2: E1 channel multidirectional network bridge transparent transmission device as described in embodiment 1, it is characterized in that: described PHY interface 2 adopts RTL8204 chip; Described FPGA large-scale switch matrix chip 4 adopts XC3S1200E chip; Described FPGA configures Chip 6 adopts XCF04S chip; said CPU7 adopts MPC866 processor.
Embodiment 3
[0031] Embodiment 3: the E1 channel multidirectional network bridge transparent transmission device as described in embodiment 1 or 2 is characterized in that: the data storage clock frequency of 4 sending memories in the FPGA large-scale switching matrix chip 4 is 50MHz, The clock frequency of data reading is 100MHz.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
